
Jonathan Han
Examiner (ID: 3833, Phone: (571)270-7546 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 1519 |
| Issued Applications | 1231 |
| Pending Applications | 120 |
| Abandoned Applications | 211 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13257061
[patent_doc_number] => 10141224
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-27
[patent_title] => Manufacturing method of interconnection structure
[patent_app_type] => utility
[patent_app_number] => 15/821666
[patent_app_country] => US
[patent_app_date] => 2017-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 2571
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15821666
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/821666 | Manufacturing method of interconnection structure | Nov 21, 2017 | Issued |
Array
(
[id] => 12478380
[patent_doc_number] => 09991382
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-06-05
[patent_title] => Vertical field effect transistor with abrupt extensions at a bottom source/drain structure
[patent_app_type] => utility
[patent_app_number] => 15/808178
[patent_app_country] => US
[patent_app_date] => 2017-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7446
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 318
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15808178
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/808178 | Vertical field effect transistor with abrupt extensions at a bottom source/drain structure | Nov 8, 2017 | Issued |
Array
(
[id] => 12692899
[patent_doc_number] => 20180122799
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-03
[patent_title] => JFET AND LDMOS TRANSISTOR FORMED USING DEEP DIFFUSION REGIONS
[patent_app_type] => utility
[patent_app_number] => 15/804598
[patent_app_country] => US
[patent_app_date] => 2017-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3835
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15804598
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/804598 | JFET and LDMOS transistor formed using deep diffusion regions | Nov 5, 2017 | Issued |
Array
(
[id] => 12314619
[patent_doc_number] => 09941259
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-10
[patent_title] => LED module and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 15/793030
[patent_app_country] => US
[patent_app_date] => 2017-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 21
[patent_no_of_words] => 11686
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 532
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15793030
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/793030 | LED module and method for fabricating the same | Oct 24, 2017 | Issued |
Array
(
[id] => 12188834
[patent_doc_number] => 20180047770
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-15
[patent_title] => 'BACK-SIDE ILLUMINATED PIXEL'
[patent_app_type] => utility
[patent_app_number] => 15/790432
[patent_app_country] => US
[patent_app_date] => 2017-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3275
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15790432
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/790432 | Back-side illuminated pixel | Oct 22, 2017 | Issued |
Array
(
[id] => 12181769
[patent_doc_number] => 20180040705
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-08
[patent_title] => 'Semiconductor Device Structure and Method for Forming the Same'
[patent_app_type] => utility
[patent_app_number] => 15/785780
[patent_app_country] => US
[patent_app_date] => 2017-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 7114
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15785780
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/785780 | Semiconductor device structure and method for forming the same | Oct 16, 2017 | Issued |
Array
(
[id] => 13019553
[patent_doc_number] => 10032896
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-24
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/785027
[patent_app_country] => US
[patent_app_date] => 2017-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 40
[patent_no_of_words] => 11739
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 329
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15785027
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/785027 | Semiconductor device and manufacturing method thereof | Oct 15, 2017 | Issued |
Array
(
[id] => 12188936
[patent_doc_number] => 20180047872
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-15
[patent_title] => 'Semiconductor Device Including Oxide Current Aperture'
[patent_app_type] => utility
[patent_app_number] => 15/726094
[patent_app_country] => US
[patent_app_date] => 2017-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4264
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15726094
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/726094 | Semiconductor device including oxide current aperture | Oct 4, 2017 | Issued |
Array
(
[id] => 12154769
[patent_doc_number] => 20180026032
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-25
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/724874
[patent_app_country] => US
[patent_app_date] => 2017-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 19310
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15724874
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/724874 | Semiconductor device | Oct 3, 2017 | Issued |
Array
(
[id] => 16440415
[patent_doc_number] => 20200357742
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-12
[patent_title] => GROUP III-V SEMICONDUCTOR FUSES AND THEIR METHODS OF FABRICATION
[patent_app_type] => utility
[patent_app_number] => 16/629936
[patent_app_country] => US
[patent_app_date] => 2017-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8243
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16629936
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/629936 | Group III-V semiconductor fuses and their methods of fabrication | Sep 27, 2017 | Issued |
Array
(
[id] => 17410402
[patent_doc_number] => 11251302
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-15
[patent_title] => Epitaxial oxide plug for strained transistors
[patent_app_type] => utility
[patent_app_number] => 16/640465
[patent_app_country] => US
[patent_app_date] => 2017-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 21
[patent_no_of_words] => 14304
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16640465
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/640465 | Epitaxial oxide plug for strained transistors | Sep 26, 2017 | Issued |
Array
(
[id] => 12122357
[patent_doc_number] => 20180005943
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-04
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/704049
[patent_app_country] => US
[patent_app_date] => 2017-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 12239
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15704049
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/704049 | Semiconductor device | Sep 13, 2017 | Issued |
Array
(
[id] => 13242761
[patent_doc_number] => 10134587
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-11-20
[patent_title] => Method of manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/703631
[patent_app_country] => US
[patent_app_date] => 2017-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 11841
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15703631
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/703631 | Method of manufacturing semiconductor device | Sep 12, 2017 | Issued |
Array
(
[id] => 12129289
[patent_doc_number] => 20180012874
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-11
[patent_title] => 'SOLID STATE LIGHT FIXTURES SUITABLE FOR HIGH TEMPERATURE OPERATION HAVING SEPARATE BLUE-SHIFTED-YELLOW/GREEN AND BLUE-SHIFTED-RED EMITTERS'
[patent_app_type] => utility
[patent_app_number] => 15/697626
[patent_app_country] => US
[patent_app_date] => 2017-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 38165
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15697626
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/697626 | Solid state light fixtures suitable for high temperature operation having separate blue-shifted-yellow/green and blue-shifted-red emitters | Sep 6, 2017 | Issued |
Array
(
[id] => 12824152
[patent_doc_number] => 20180166556
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-14
[patent_title] => HIGH POWER GALLIUM NITRIDE ELECTRONICS USING MISCUT SUBSTRATES
[patent_app_type] => utility
[patent_app_number] => 15/697161
[patent_app_country] => US
[patent_app_date] => 2017-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5835
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15697161
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/697161 | High power gallium nitride electronics using miscut substrates | Sep 5, 2017 | Issued |
Array
(
[id] => 12129391
[patent_doc_number] => 20180012976
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-11
[patent_title] => 'SEMICONDUCTOR STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 15/695019
[patent_app_country] => US
[patent_app_date] => 2017-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 3243
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15695019
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/695019 | Semiconductor structure | Sep 4, 2017 | Issued |
Array
(
[id] => 14453953
[patent_doc_number] => 10322928
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-18
[patent_title] => Multi-layer sealing film for high seal yield
[patent_app_type] => utility
[patent_app_number] => 15/694176
[patent_app_country] => US
[patent_app_date] => 2017-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 22
[patent_no_of_words] => 10665
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15694176
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/694176 | Multi-layer sealing film for high seal yield | Aug 31, 2017 | Issued |
Array
(
[id] => 14737755
[patent_doc_number] => 10388285
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-20
[patent_title] => Generating chat bots from web API specifications
[patent_app_type] => utility
[patent_app_number] => 15/692410
[patent_app_country] => US
[patent_app_date] => 2017-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8713
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15692410
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/692410 | Generating chat bots from web API specifications | Aug 30, 2017 | Issued |
Array
(
[id] => 12498663
[patent_doc_number] => 09997515
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-12
[patent_title] => Semiconductor devices with trench gate structures in a semiconductor body with hexagonal crystal lattice
[patent_app_type] => utility
[patent_app_number] => 15/681607
[patent_app_country] => US
[patent_app_date] => 2017-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 6100
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15681607
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/681607 | Semiconductor devices with trench gate structures in a semiconductor body with hexagonal crystal lattice | Aug 20, 2017 | Issued |
Array
(
[id] => 12849355
[patent_doc_number] => 20180174958
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-21
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/674878
[patent_app_country] => US
[patent_app_date] => 2017-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3853
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15674878
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/674878 | Semiconductor device | Aug 10, 2017 | Issued |