
Jonathan Han
Examiner (ID: 5679, Phone: (571)270-7546 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 1545 |
| Issued Applications | 1249 |
| Pending Applications | 122 |
| Abandoned Applications | 212 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19589770
[patent_doc_number] => 20240387327
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-21
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/198318
[patent_app_country] => US
[patent_app_date] => 2023-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10290
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18198318
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/198318 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF | May 16, 2023 | Pending |
Array
(
[id] => 19590159
[patent_doc_number] => 20240387716
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-21
[patent_title] => STRUCTURE AND FORMATION METHOD OF SEMICONDUCTOR DEVICE WITH SEMICONDUCTOR NANOSTRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/317351
[patent_app_country] => US
[patent_app_date] => 2023-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8569
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18317351
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/317351 | STRUCTURE AND FORMATION METHOD OF SEMICONDUCTOR DEVICE WITH SEMICONDUCTOR NANOSTRUCTURES | May 14, 2023 | Pending |
Array
(
[id] => 18633586
[patent_doc_number] => 20230292513
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-14
[patent_title] => VERTICAL SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/317692
[patent_app_country] => US
[patent_app_date] => 2023-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18274
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18317692
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/317692 | Vertical semiconductor device and method for fabricating the same | May 14, 2023 | Issued |
Array
(
[id] => 18616010
[patent_doc_number] => 20230282749
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-07
[patent_title] => METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/316541
[patent_app_country] => US
[patent_app_date] => 2023-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4905
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18316541
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/316541 | Method for manufacturing semiconductor device structure | May 11, 2023 | Issued |
Array
(
[id] => 19575371
[patent_doc_number] => 20240379663
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-14
[patent_title] => LEAKAGE REDUCTION BY HALO-IMP TECHNOLOGY IN MESA REGION OF NANO SHEET DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/314555
[patent_app_country] => US
[patent_app_date] => 2023-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9230
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18314555
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/314555 | LEAKAGE REDUCTION BY HALO-IMP TECHNOLOGY IN MESA REGION OF NANO SHEET DEVICE | May 8, 2023 | Pending |
Array
(
[id] => 19294601
[patent_doc_number] => 12033965
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-09
[patent_title] => Semiconductor device and method of forming the same
[patent_app_type] => utility
[patent_app_number] => 18/312325
[patent_app_country] => US
[patent_app_date] => 2023-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 7813
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18312325
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/312325 | Semiconductor device and method of forming the same | May 3, 2023 | Issued |
Array
(
[id] => 18943466
[patent_doc_number] => 20240038605
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => SEMICONDUCTOR STRUCTURE WITH TESTLINE AND METHOD OF FABRICATING SAME
[patent_app_type] => utility
[patent_app_number] => 18/308982
[patent_app_country] => US
[patent_app_date] => 2023-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12261
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18308982
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/308982 | SEMICONDUCTOR STRUCTURE WITH TESTLINE AND METHOD OF FABRICATING SAME | Apr 27, 2023 | Pending |
Array
(
[id] => 18743550
[patent_doc_number] => 20230352538
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-02
[patent_title] => APPLICATIONS OF TWO-DIMENSIONAL SILICON CARBIDE AS THE CHANNEL LAYER IN FIELD-EFFECT TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 18/307173
[patent_app_country] => US
[patent_app_date] => 2023-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5753
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18307173
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/307173 | APPLICATIONS OF TWO-DIMENSIONAL SILICON CARBIDE AS THE CHANNEL LAYER IN FIELD-EFFECT TRANSISTORS | Apr 25, 2023 | Pending |
Array
(
[id] => 20509039
[patent_doc_number] => 12543331
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-02-03
[patent_title] => Electrostatic discharge protection devices for bi-directional current protection
[patent_app_type] => utility
[patent_app_number] => 18/307772
[patent_app_country] => US
[patent_app_date] => 2023-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3414
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18307772
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/307772 | Electrostatic discharge protection devices for bi-directional current protection | Apr 25, 2023 | Issued |
Array
(
[id] => 19881404
[patent_doc_number] => 20250113661
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-03
[patent_title] => DISPLAY SUBSTRATE, METHOD FOR FORMING THE SAME, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/290912
[patent_app_country] => US
[patent_app_date] => 2023-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11929
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18290912
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/290912 | DISPLAY SUBSTRATE, METHOD FOR FORMING THE SAME, AND DISPLAY DEVICE | Apr 25, 2023 | Pending |
Array
(
[id] => 20776890
[patent_doc_number] => 12660588
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-16
[patent_title] => Power rail arrangements in integrated circuits having stacked transistors
[patent_app_type] => utility
[patent_app_number] => 18/304679
[patent_app_country] => US
[patent_app_date] => 2023-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 39
[patent_no_of_words] => 11878
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18304679
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/304679 | Power rail arrangements in integrated circuits having stacked transistors | Apr 20, 2023 | Issued |
Array
(
[id] => 20776789
[patent_doc_number] => 12660485
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-16
[patent_title] => Light emitting display device, manufacturing method thereof, and vehicle having light emitting display device
[patent_app_type] => utility
[patent_app_number] => 18/303755
[patent_app_country] => US
[patent_app_date] => 2023-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 8029
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18303755
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/303755 | Light emitting display device, manufacturing method thereof, and vehicle having light emitting display device | Apr 19, 2023 | Issued |
Array
(
[id] => 19515890
[patent_doc_number] => 20240347576
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => SYMMETRIC BOND SIGNAL INTEGRITY PRESERVATION STRUCTURE AND METHOD
[patent_app_type] => utility
[patent_app_number] => 18/301450
[patent_app_country] => US
[patent_app_date] => 2023-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20544
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18301450
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/301450 | SYMMETRIC BOND SIGNAL INTEGRITY PRESERVATION STRUCTURE AND METHOD | Apr 16, 2023 | Pending |
Array
(
[id] => 18653282
[patent_doc_number] => 20230299122
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-21
[patent_title] => LIGHT EMITTING DEVICE FOR DISPLAY AND UNIT PIXEL HAVING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/135169
[patent_app_country] => US
[patent_app_date] => 2023-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18410
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18135169
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/135169 | Light emitting device for display and unit pixel having the same | Apr 15, 2023 | Issued |
Array
(
[id] => 20912868
[patent_doc_number] => 12709709
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-08-18
[patent_title] => Method of preparing quantum dot, optical member including the quantum dot prepared using the method, and electronic device including the quantum dot
[patent_app_type] => utility
[patent_app_number] => 18/132896
[patent_app_country] => US
[patent_app_date] => 2023-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 11030
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18132896
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/132896 | METHOD OF PREPARING QUANTUM DOT, OPTICAL MEMBER INCLUDING THE QUANTUM DOT PREPARED USING THE METHOD, AND ELECTRONIC DEVICE INCLUDING THE QUANTUM DOT | Apr 9, 2023 | Pending |
Array
(
[id] => 18929271
[patent_doc_number] => 20240032275
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-25
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/131735
[patent_app_country] => US
[patent_app_date] => 2023-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9220
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18131735
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/131735 | Semiconductor devices | Apr 5, 2023 | Issued |
Array
(
[id] => 18542738
[patent_doc_number] => 20230247856
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-03
[patent_title] => ORGANIC ELECTROLUMINESCENT DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/130549
[patent_app_country] => US
[patent_app_date] => 2023-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14467
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18130549
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/130549 | Organic electroluminescent devices | Apr 3, 2023 | Issued |
Array
(
[id] => 18999262
[patent_doc_number] => 11916118
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-27
[patent_title] => Stacked source-drain-gate connection and process for forming such
[patent_app_type] => utility
[patent_app_number] => 18/130824
[patent_app_country] => US
[patent_app_date] => 2023-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 8198
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18130824
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/130824 | Stacked source-drain-gate connection and process for forming such | Apr 3, 2023 | Issued |
Array
(
[id] => 19261081
[patent_doc_number] => 12021148
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-25
[patent_title] => Semiconductor device with metal cap on gate
[patent_app_type] => utility
[patent_app_number] => 18/295198
[patent_app_country] => US
[patent_app_date] => 2023-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8920
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18295198
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/295198 | Semiconductor device with metal cap on gate | Apr 2, 2023 | Issued |
Array
(
[id] => 19342687
[patent_doc_number] => 12052894
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-30
[patent_title] => Array substrate structure
[patent_app_type] => utility
[patent_app_number] => 18/188009
[patent_app_country] => US
[patent_app_date] => 2023-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4996
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18188009
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/188009 | Array substrate structure | Mar 21, 2023 | Issued |