
Jonathan M. Foreman
Examiner (ID: 17449, Phone: (571)272-4724 , Office: P/3736 )
| Most Active Art Unit | 3736 |
| Art Unit(s) | 3736 |
| Total Applications | 853 |
| Issued Applications | 495 |
| Pending Applications | 51 |
| Abandoned Applications | 314 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17409026
[patent_doc_number] => 11249911
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-15
[patent_title] => Storage device, memory system, and operating method for managing host-resident L2P map cache
[patent_app_type] => utility
[patent_app_number] => 16/900021
[patent_app_country] => US
[patent_app_date] => 2020-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 27
[patent_no_of_words] => 21605
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16900021
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/900021 | Storage device, memory system, and operating method for managing host-resident L2P map cache | Jun 11, 2020 | Issued |
Array
(
[id] => 16764095
[patent_doc_number] => 20210109676
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-15
[patent_title] => CONTROLLER AND OPERATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/900505
[patent_app_country] => US
[patent_app_date] => 2020-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6860
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16900505
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/900505 | Controller for handling an abort command using a regeneration queue and operation method thereof | Jun 11, 2020 | Issued |
Array
(
[id] => 17179970
[patent_doc_number] => 11157212
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-26
[patent_title] => Virtual controller memory buffer
[patent_app_type] => utility
[patent_app_number] => 16/946096
[patent_app_country] => US
[patent_app_date] => 2020-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 5971
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16946096
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/946096 | Virtual controller memory buffer | Jun 4, 2020 | Issued |
Array
(
[id] => 16508196
[patent_doc_number] => 20200387452
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-10
[patent_title] => TERNARY CONTENT ADDRESSABLE MEMORY AND OPERATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/890169
[patent_app_country] => US
[patent_app_date] => 2020-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7630
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16890169
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/890169 | Ternary content addressable memory and operating method thereof | Jun 1, 2020 | Issued |
Array
(
[id] => 17172579
[patent_doc_number] => 20210326249
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => MEDIA IMPORT AND EXPORT IN STORAGE MANAGEMENT SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 16/851143
[patent_app_country] => US
[patent_app_date] => 2020-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10143
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16851143
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/851143 | Media import and export in storage management systems | Apr 16, 2020 | Issued |
Array
(
[id] => 16675776
[patent_doc_number] => 20210064542
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-04
[patent_title] => MEMORY CONTROLLER, STORAGE DEVICE INCLUDING MEMORY CONTROLLER, AND OPERATING METHOD OF MEMORY CONTROLLER
[patent_app_type] => utility
[patent_app_number] => 16/851001
[patent_app_country] => US
[patent_app_date] => 2020-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11816
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16851001
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/851001 | Storage device, memory controller, and method for fetching write commands from submission queues to perform full page writes | Apr 15, 2020 | Issued |
Array
(
[id] => 16208785
[patent_doc_number] => 20200241775
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-30
[patent_title] => IMPLEMENTING SCALABLE MEMORY ALLOCATION USING IDENTIFIERS THAT RETURN A SUCCINCT POINTER REPRESENTATION
[patent_app_type] => utility
[patent_app_number] => 16/848064
[patent_app_country] => US
[patent_app_date] => 2020-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10988
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16848064
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/848064 | Implementing scalable memory allocation using identifiers that return a succinct pointer representation | Apr 13, 2020 | Issued |
Array
(
[id] => 16208973
[patent_doc_number] => 20200241963
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-30
[patent_title] => STORAGE BACKED MEMORY PACKAGE SAVE TRIGGER
[patent_app_type] => utility
[patent_app_number] => 16/847008
[patent_app_country] => US
[patent_app_date] => 2020-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8400
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16847008
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/847008 | Storage backed memory package save trigger | Apr 12, 2020 | Issued |
Array
(
[id] => 17379957
[patent_doc_number] => 11237973
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-01
[patent_title] => Memory system for utilizing a memory included in an external device
[patent_app_type] => utility
[patent_app_number] => 16/844652
[patent_app_country] => US
[patent_app_date] => 2020-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 87
[patent_figures_cnt] => 94
[patent_no_of_words] => 59267
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16844652
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/844652 | Memory system for utilizing a memory included in an external device | Apr 8, 2020 | Issued |
Array
(
[id] => 16423681
[patent_doc_number] => 20200348879
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-05
[patent_title] => METHOD, DEVICE, AND COMPUTER PROGRAM PRODUCT FOR STORAGE MANAGEMENT
[patent_app_type] => utility
[patent_app_number] => 16/825065
[patent_app_country] => US
[patent_app_date] => 2020-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5567
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16825065
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/825065 | Generating predicted usage of storage capacity | Mar 19, 2020 | Issued |
Array
(
[id] => 16116619
[patent_doc_number] => 20200210332
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => DYNAMIC CONTROL OF MEMORY BANDWIDTH ALLOCATION FOR A PROCESSOR
[patent_app_type] => utility
[patent_app_number] => 16/816779
[patent_app_country] => US
[patent_app_date] => 2020-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6433
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16816779
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/816779 | Dynamic control of memory bandwidth allocation for a processor | Mar 11, 2020 | Issued |
Array
(
[id] => 17180172
[patent_doc_number] => 11157416
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-26
[patent_title] => Firmware loading for a memory controller
[patent_app_type] => utility
[patent_app_number] => 16/803682
[patent_app_country] => US
[patent_app_date] => 2020-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 13988
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16803682
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/803682 | Firmware loading for a memory controller | Feb 26, 2020 | Issued |
Array
(
[id] => 17017152
[patent_doc_number] => 11086793
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-10
[patent_title] => Data reduction techniques for use with caching
[patent_app_type] => utility
[patent_app_number] => 16/743034
[patent_app_country] => US
[patent_app_date] => 2020-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 15496
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16743034
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/743034 | Data reduction techniques for use with caching | Jan 14, 2020 | Issued |
Array
(
[id] => 16964960
[patent_doc_number] => 20210216459
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-15
[patent_title] => EFFICIENT DATA READ OPERATION
[patent_app_type] => utility
[patent_app_number] => 16/742947
[patent_app_country] => US
[patent_app_date] => 2020-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22960
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16742947
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/742947 | Efficient data read operation | Jan 14, 2020 | Issued |
Array
(
[id] => 16934805
[patent_doc_number] => 20210200694
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-01
[patent_title] => STAGING BUFFER ARBITRATION
[patent_app_type] => utility
[patent_app_number] => 16/728152
[patent_app_country] => US
[patent_app_date] => 2019-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7453
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16728152
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/728152 | STAGING BUFFER ARBITRATION | Dec 26, 2019 | Abandoned |
Array
(
[id] => 16986927
[patent_doc_number] => 11074099
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-27
[patent_title] => System and method for storage during virtual machine migration
[patent_app_type] => utility
[patent_app_number] => 16/715950
[patent_app_country] => US
[patent_app_date] => 2019-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 14822
[patent_no_of_claims] => 58
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16715950
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/715950 | System and method for storage during virtual machine migration | Dec 15, 2019 | Issued |
Array
(
[id] => 15772759
[patent_doc_number] => 20200117397
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-16
[patent_title] => BUFFER TO REDUCE WRITE AMPLIFICATION OF MISALIGNED WRITE OPERATIONS
[patent_app_type] => utility
[patent_app_number] => 16/712703
[patent_app_country] => US
[patent_app_date] => 2019-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9268
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16712703
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/712703 | Buffer to reduce write amplification of misaligned write operations | Dec 11, 2019 | Issued |
Array
(
[id] => 16378222
[patent_doc_number] => 20200327064
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-15
[patent_title] => MEMORY SYSTEM, METHOD OF OPERATING THE SAME AND DATA PROCESSING SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/709702
[patent_app_country] => US
[patent_app_date] => 2019-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15248
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16709702
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/709702 | Memory system, method of operating the same and data processing system for supporting address translation using host resource | Dec 9, 2019 | Issued |
Array
(
[id] => 16887595
[patent_doc_number] => 20210173792
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-10
[patent_title] => METHOD AND SYSTEM FOR EFFICIENTLY EVICTING DATA FROM MEMORY SLOTS IN A STORAGE SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/705323
[patent_app_country] => US
[patent_app_date] => 2019-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7006
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16705323
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/705323 | Method and system for efficiently evicting data from memory slots in a storage system | Dec 5, 2019 | Issued |
Array
(
[id] => 17309116
[patent_doc_number] => 11210227
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-12-28
[patent_title] => Duplicate-copy cache using heterogeneous memory types
[patent_app_type] => utility
[patent_app_number] => 16/684291
[patent_app_country] => US
[patent_app_date] => 2019-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6456
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16684291
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/684291 | Duplicate-copy cache using heterogeneous memory types | Nov 13, 2019 | Issued |