| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 6117138
[patent_doc_number] => 20110191617
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-04
[patent_title] => 'APPARATUS FOR CHARGER CIRCUIT IN PORTABLE TERMINAL AND OPERATION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/009144
[patent_app_country] => US
[patent_app_date] => 2011-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2461
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0191/20110191617.pdf
[firstpage_image] =>[orig_patent_app_number] => 13009144
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/009144 | APPARATUS FOR CHARGER CIRCUIT IN PORTABLE TERMINAL AND OPERATION METHOD THEREOF | Jan 18, 2011 | Abandoned |
Array
(
[id] => 8985159
[patent_doc_number] => 08516289
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-20
[patent_title] => 'Storage management apparatus for controlling power supply to storages, storage system including the same, and method for controlling power supply to storages'
[patent_app_type] => utility
[patent_app_number] => 13/008235
[patent_app_country] => US
[patent_app_date] => 2011-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 11981
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13008235
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/008235 | Storage management apparatus for controlling power supply to storages, storage system including the same, and method for controlling power supply to storages | Jan 17, 2011 | Issued |
Array
(
[id] => 8222905
[patent_doc_number] => 20120137113
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-31
[patent_title] => 'METHOD OF POWERING ON SERVER'
[patent_app_type] => utility
[patent_app_number] => 13/008025
[patent_app_country] => US
[patent_app_date] => 2011-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2292
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13008025
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/008025 | Method of powering on HDD modules via connectors in server | Jan 17, 2011 | Issued |
Array
(
[id] => 5960811
[patent_doc_number] => 20110185198
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-28
[patent_title] => 'ELECTRONIC APPLIANCE, POWER MANAGEMENT APPARATUS, AND METHOD OF IDENTIFYING APPLIANCE'
[patent_app_type] => utility
[patent_app_number] => 13/008811
[patent_app_country] => US
[patent_app_date] => 2011-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 44
[patent_figures_cnt] => 44
[patent_no_of_words] => 26724
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0185/20110185198.pdf
[firstpage_image] =>[orig_patent_app_number] => 13008811
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/008811 | ELECTRONIC APPLIANCE, POWER MANAGEMENT APPARATUS, AND METHOD OF IDENTIFYING APPLIANCE | Jan 17, 2011 | Abandoned |
Array
(
[id] => 7813354
[patent_doc_number] => 08135892
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-03-13
[patent_title] => 'Method and apparatus for transferring data between USB client devices by toggling a USB VBUS line'
[patent_app_type] => utility
[patent_app_number] => 12/985065
[patent_app_country] => US
[patent_app_date] => 2011-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3829
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/135/08135892.pdf
[firstpage_image] =>[orig_patent_app_number] => 12985065
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/985065 | Method and apparatus for transferring data between USB client devices by toggling a USB VBUS line | Jan 4, 2011 | Issued |
Array
(
[id] => 5990416
[patent_doc_number] => 20110099311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-04-28
[patent_title] => 'COMMUNICATION SYSTEM, COMMUNICATION APPARATUS, CONTROL METHOD THEREFOR, AND COMPUTER PROGRAM'
[patent_app_type] => utility
[patent_app_number] => 12/983646
[patent_app_country] => US
[patent_app_date] => 2011-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 14026
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0099/20110099311.pdf
[firstpage_image] =>[orig_patent_app_number] => 12983646
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/983646 | Communication system with host and device role switching features | Jan 2, 2011 | Issued |
Array
(
[id] => 8201690
[patent_doc_number] => 20120124265
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-17
[patent_title] => 'METHOD FOR EXECUTING SYSTEM MANAGEMENT INTERRUPT'
[patent_app_type] => utility
[patent_app_number] => 12/982824
[patent_app_country] => US
[patent_app_date] => 2010-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2571
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0124/20120124265.pdf
[firstpage_image] =>[orig_patent_app_number] => 12982824
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/982824 | Method for executing system management interrupt by using identifiers | Dec 29, 2010 | Issued |
Array
(
[id] => 8242380
[patent_doc_number] => 20120151114
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-14
[patent_title] => 'TOUCH MODULE SWITCH CIRCUIT FOR ALL IN ONE COMPUTER'
[patent_app_type] => utility
[patent_app_number] => 12/980342
[patent_app_country] => US
[patent_app_date] => 2010-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1284
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12980342
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/980342 | Touch module switch circuit for all in one computer | Dec 28, 2010 | Issued |
Array
(
[id] => 8923842
[patent_doc_number] => 08489791
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-16
[patent_title] => 'Processor bus bridge security feature for network processors or the like'
[patent_app_type] => utility
[patent_app_number] => 12/979551
[patent_app_country] => US
[patent_app_date] => 2010-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 11
[patent_no_of_words] => 16927
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12979551
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/979551 | Processor bus bridge security feature for network processors or the like | Dec 27, 2010 | Issued |
Array
(
[id] => 9430859
[patent_doc_number] => 08706944
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-22
[patent_title] => 'Dual bus standard switching bus controller'
[patent_app_type] => utility
[patent_app_number] => 12/928906
[patent_app_country] => US
[patent_app_date] => 2010-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 3248
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12928906
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/928906 | Dual bus standard switching bus controller | Dec 21, 2010 | Issued |
Array
(
[id] => 8893620
[patent_doc_number] => 20130166805
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-27
[patent_title] => 'INTERRUPT CAUSE MANAGEMENT DEVICE AND INTERRUPT PROCESSING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/819404
[patent_app_country] => US
[patent_app_date] => 2010-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1533
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13819404
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/819404 | INTERRUPT CAUSE MANAGEMENT DEVICE AND INTERRUPT PROCESSING SYSTEM | Dec 13, 2010 | Abandoned |
Array
(
[id] => 7992939
[patent_doc_number] => 08078776
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-12-13
[patent_title] => 'Electronic device having a dual key connector'
[patent_app_type] => utility
[patent_app_number] => 12/967859
[patent_app_country] => US
[patent_app_date] => 2010-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 2634
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/078/08078776.pdf
[firstpage_image] =>[orig_patent_app_number] => 12967859
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/967859 | Electronic device having a dual key connector | Dec 13, 2010 | Issued |
Array
(
[id] => 8242373
[patent_doc_number] => 20120151109
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-14
[patent_title] => 'Method and apparatus to reduce serial bus transmission power'
[patent_app_type] => utility
[patent_app_number] => 12/928334
[patent_app_country] => US
[patent_app_date] => 2010-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1782
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12928334
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/928334 | Method and apparatus to reduce serial bus transmission power | Dec 8, 2010 | Issued |
Array
(
[id] => 6125140
[patent_doc_number] => 20110078344
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-31
[patent_title] => 'HARDWARE ASSISTED ENDPOINT IDLENESS DETECTION FOR USB HOST CONTROLLERS'
[patent_app_type] => utility
[patent_app_number] => 12/962454
[patent_app_country] => US
[patent_app_date] => 2010-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5407
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0078/20110078344.pdf
[firstpage_image] =>[orig_patent_app_number] => 12962454
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/962454 | Hardware assisted endpoint idleness detection for USB host controllers | Dec 6, 2010 | Issued |
Array
(
[id] => 8229873
[patent_doc_number] => 20120144081
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-07
[patent_title] => 'Automatic Interrupt Masking in an Interrupt Controller'
[patent_app_type] => utility
[patent_app_number] => 12/962089
[patent_app_country] => US
[patent_app_date] => 2010-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 12346
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12962089
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/962089 | Atomic interrupt masking in an interrupt controller to prevent delivery of same interrupt vector for consecutive interrupt acknowledgements | Dec 6, 2010 | Issued |
Array
(
[id] => 6217499
[patent_doc_number] => 20110138094
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-09
[patent_title] => 'INFORMATION PROCESSING APPARATUS AND CLOCK SIGNAL CONTROLLING METHOD'
[patent_app_type] => utility
[patent_app_number] => 12/961083
[patent_app_country] => US
[patent_app_date] => 2010-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5860
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0138/20110138094.pdf
[firstpage_image] =>[orig_patent_app_number] => 12961083
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/961083 | Information processing apparatus and clock signal controlling method controlling whether clock signal provided to interrupt signal controlling device | Dec 5, 2010 | Issued |
Array
(
[id] => 8861426
[patent_doc_number] => 08463978
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-11
[patent_title] => 'Computer with ability to charge electronic device in power off state and USB interface module thereof'
[patent_app_type] => utility
[patent_app_number] => 12/960317
[patent_app_country] => US
[patent_app_date] => 2010-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 679
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12960317
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/960317 | Computer with ability to charge electronic device in power off state and USB interface module thereof | Dec 2, 2010 | Issued |
Array
(
[id] => 8878681
[patent_doc_number] => 08473665
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-25
[patent_title] => 'Universal serial bus (USB) transaction translator and a universal serial bus (USB) isochronous-in transaction method'
[patent_app_type] => utility
[patent_app_number] => 12/959261
[patent_app_country] => US
[patent_app_date] => 2010-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 2084
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12959261
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/959261 | Universal serial bus (USB) transaction translator and a universal serial bus (USB) isochronous-in transaction method | Dec 1, 2010 | Issued |
Array
(
[id] => 8097725
[patent_doc_number] => 20120084471
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-04-05
[patent_title] => 'USB TRANSACTION TRANSLATOR AND A MICRO-FRAME SYNCHRONIZATION METHOD'
[patent_app_type] => utility
[patent_app_number] => 12/959277
[patent_app_country] => US
[patent_app_date] => 2010-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2043
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0084/20120084471.pdf
[firstpage_image] =>[orig_patent_app_number] => 12959277
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/959277 | USB transaction translator and a micro-frame synchronization method adaptable to an USB in isochronous transaction | Dec 1, 2010 | Issued |
Array
(
[id] => 8935550
[patent_doc_number] => 08495267
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-23
[patent_title] => 'Managing shared computer memory using multiple interrupts'
[patent_app_type] => utility
[patent_app_number] => 12/953982
[patent_app_country] => US
[patent_app_date] => 2010-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 7243
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12953982
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/953982 | Managing shared computer memory using multiple interrupts | Nov 23, 2010 | Issued |