Jose A Gonzalez Quinone
Examiner (ID: 18065)
Most Active Art Unit | 2834 |
Art Unit(s) | 4113, 2834 |
Total Applications | 1251 |
Issued Applications | 904 |
Pending Applications | 82 |
Abandoned Applications | 265 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 14300931
[patent_doc_number] => 10290597
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-14
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/502412
[patent_app_country] => US
[patent_app_date] => 2015-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 17
[patent_no_of_words] => 6425
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15502412
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/502412 | Semiconductor device | Jul 30, 2015 | Issued |
Array
(
[id] => 11871161
[patent_doc_number] => 20170238446
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-17
[patent_title] => 'DISPLAY PANEL AND DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/502431
[patent_app_country] => US
[patent_app_date] => 2015-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2460
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15502431
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/502431 | DISPLAY PANEL AND DISPLAY DEVICE | Jun 15, 2015 | Abandoned |
Array
(
[id] => 13243303
[patent_doc_number] => 10134863
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-20
[patent_title] => Vertical semiconductor device structure and method of forming
[patent_app_type] => utility
[patent_app_number] => 14/739450
[patent_app_country] => US
[patent_app_date] => 2015-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 37
[patent_no_of_words] => 7862
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14739450
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/739450 | Vertical semiconductor device structure and method of forming | Jun 14, 2015 | Issued |
Array
(
[id] => 11674025
[patent_doc_number] => 20170162749
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-08
[patent_title] => 'OPTOELECTRONIC SEMICONDUCTOR CHIP AND METHOD OF PRODUCING SAME'
[patent_app_type] => utility
[patent_app_number] => 15/309938
[patent_app_country] => US
[patent_app_date] => 2015-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5980
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15309938
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/309938 | OPTOELECTRONIC SEMICONDUCTOR CHIP AND METHOD OF PRODUCING SAME | May 19, 2015 | Abandoned |
Array
(
[id] => 11666234
[patent_doc_number] => 20170154953
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-01
[patent_title] => 'SILICON CARBIDE SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/320220
[patent_app_country] => US
[patent_app_date] => 2015-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9705
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15320220
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/320220 | SILICON CARBIDE SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME | May 7, 2015 | Abandoned |
Array
(
[id] => 10315241
[patent_doc_number] => 20150200244
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-16
[patent_title] => 'Moisture Barrier Capacitors in Semiconductor Components'
[patent_app_type] => utility
[patent_app_number] => 14/670030
[patent_app_country] => US
[patent_app_date] => 2015-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 5943
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14670030
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/670030 | Moisture barrier capacitors in semiconductor components | Mar 25, 2015 | Issued |
Array
(
[id] => 10309321
[patent_doc_number] => 20150194322
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-09
[patent_title] => 'LEAD CARRIER WITH THERMALLY FUSED PACKAGE COMPONENTS'
[patent_app_type] => utility
[patent_app_number] => 14/662841
[patent_app_country] => US
[patent_app_date] => 2015-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9977
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14662841
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/662841 | LEAD CARRIER WITH THERMALLY FUSED PACKAGE COMPONENTS | Mar 18, 2015 | Abandoned |
Array
(
[id] => 10294988
[patent_doc_number] => 20150179987
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-25
[patent_title] => 'NOVEL SUBSTRATE AND PROCESS FOR HIGH EFFICIENCY OLED DEVICES'
[patent_app_type] => utility
[patent_app_number] => 14/641095
[patent_app_country] => US
[patent_app_date] => 2015-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 13760
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14641095
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/641095 | NOVEL SUBSTRATE AND PROCESS FOR HIGH EFFICIENCY OLED DEVICES | Mar 5, 2015 | Abandoned |
Array
(
[id] => 10260149
[patent_doc_number] => 20150145146
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-28
[patent_title] => 'METHODS OF EXPOSING CONDUCTIVE VIAS OF SEMICONDUCTOR DEVICES AND RELATED SEMICONDUCTOR DEVICES'
[patent_app_type] => utility
[patent_app_number] => 14/612926
[patent_app_country] => US
[patent_app_date] => 2015-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9867
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14612926
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/612926 | METHODS OF EXPOSING CONDUCTIVE VIAS OF SEMICONDUCTOR DEVICES AND RELATED SEMICONDUCTOR DEVICES | Feb 2, 2015 | Abandoned |
Array
(
[id] => 13159939
[patent_doc_number] => 10096705
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-09
[patent_title] => Integrated high side gate driver structure and circuit for driving high side power transistors
[patent_app_type] => utility
[patent_app_number] => 15/112830
[patent_app_country] => US
[patent_app_date] => 2015-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6840
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 296
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15112830
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/112830 | Integrated high side gate driver structure and circuit for driving high side power transistors | Jan 15, 2015 | Issued |
Array
(
[id] => 11273760
[patent_doc_number] => 20160336307
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-17
[patent_title] => 'SEMICONDUCTOR COMPONENT AND METHOD OF PRODUCING A SEMICONDUCTOR COMPONENT'
[patent_app_type] => utility
[patent_app_number] => 15/112765
[patent_app_country] => US
[patent_app_date] => 2015-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7090
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15112765
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/112765 | SEMICONDUCTOR COMPONENT AND METHOD OF PRODUCING A SEMICONDUCTOR COMPONENT | Jan 15, 2015 | Abandoned |
Array
(
[id] => 11014487
[patent_doc_number] => 20160211440
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-21
[patent_title] => 'SEMICONDUCTOR DEVICES, MAGNETIC TUNNEL JUNCTIONS, AND METHODS OF FABRICATION THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/597903
[patent_app_country] => US
[patent_app_date] => 2015-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 11326
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14597903
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/597903 | Methods of forming semiconductor devices including tunnel barrier materials | Jan 14, 2015 | Issued |
Array
(
[id] => 10787329
[patent_doc_number] => 20160133485
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-12
[patent_title] => 'SYSTEMS AND METHODS FOR IN-LINE MEASUREMENT OF PRE-UNDERFILL WETTING ANGLE'
[patent_app_type] => utility
[patent_app_number] => 14/536982
[patent_app_country] => US
[patent_app_date] => 2014-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4076
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14536982
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/536982 | SYSTEMS AND METHODS FOR IN-LINE MEASUREMENT OF PRE-UNDERFILL WETTING ANGLE | Nov 9, 2014 | Abandoned |
Array
(
[id] => 9898954
[patent_doc_number] => 20150054153
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-26
[patent_title] => 'FLIP CHIP INTERCONNECTION WITH DOUBLE POST'
[patent_app_type] => utility
[patent_app_number] => 14/532396
[patent_app_country] => US
[patent_app_date] => 2014-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9245
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14532396
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/532396 | FLIP CHIP INTERCONNECTION WITH DOUBLE POST | Nov 3, 2014 | Abandoned |
Array
(
[id] => 13293181
[patent_doc_number] => 10157791
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-18
[patent_title] => Through-vias and methods of forming the same
[patent_app_type] => utility
[patent_app_number] => 14/491422
[patent_app_country] => US
[patent_app_date] => 2014-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 2818
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14491422
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/491422 | Through-vias and methods of forming the same | Sep 18, 2014 | Issued |
Array
(
[id] => 13862675
[patent_doc_number] => 10193065
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-29
[patent_title] => High K scheme to improve retention performance of resistive random access memory (RRAM)
[patent_app_type] => utility
[patent_app_number] => 14/471101
[patent_app_country] => US
[patent_app_date] => 2014-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 5831
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14471101
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/471101 | High K scheme to improve retention performance of resistive random access memory (RRAM) | Aug 27, 2014 | Issued |
Array
(
[id] => 10954054
[patent_doc_number] => 20140357075
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-04
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/461222
[patent_app_country] => US
[patent_app_date] => 2014-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4481
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14461222
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/461222 | SEMICONDUCTOR DEVICE | Aug 14, 2014 | Abandoned |
Array
(
[id] => 10946432
[patent_doc_number] => 20140349453
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-27
[patent_title] => 'METHODS OF FABRICATING THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICES USING DIRECT STRAPPING LINE CONNECTIONS'
[patent_app_type] => utility
[patent_app_number] => 14/455429
[patent_app_country] => US
[patent_app_date] => 2014-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 5946
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14455429
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/455429 | METHODS OF FABRICATING THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICES USING DIRECT STRAPPING LINE CONNECTIONS | Aug 7, 2014 | Abandoned |
Array
(
[id] => 11732724
[patent_doc_number] => 20170194167
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-06
[patent_title] => 'WAVELIKE HARD NANOMASK ON A TOPOGRAPHIC FEATURE AND METHODS OF MAKING AND USING'
[patent_app_type] => utility
[patent_app_number] => 15/320241
[patent_app_country] => US
[patent_app_date] => 2014-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5266
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15320241
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/320241 | WAVELIKE HARD NANOMASK ON A TOPOGRAPHIC FEATURE AND METHODS OF MAKING AND USING | Jun 25, 2014 | Abandoned |
Array
(
[id] => 10247912
[patent_doc_number] => 20150132908
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-14
[patent_title] => 'METHOD FOR FABRICATING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/294429
[patent_app_country] => US
[patent_app_date] => 2014-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 9309
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14294429
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/294429 | METHOD FOR FABRICATING SEMICONDUCTOR DEVICE | Jun 2, 2014 | Abandoned |