
Jose L. Couso
Examiner (ID: 9513, Phone: (571)272-7388 , Office: P/2667 )
| Most Active Art Unit | 2667 |
| Art Unit(s) | 2667, 2621, 2714, 2606, 2624, 2721, 2616 |
| Total Applications | 2826 |
| Issued Applications | 2274 |
| Pending Applications | 126 |
| Abandoned Applications | 457 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1425170
[patent_doc_number] => 06535953
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-03-18
[patent_title] => 'Magnetic disk, method of accessing magnetic disk device, and recording medium storing disk access control program for magnetic disk device'
[patent_app_type] => B1
[patent_app_number] => 09/831979
[patent_app_country] => US
[patent_app_date] => 2001-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 10854
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/535/06535953.pdf
[firstpage_image] =>[orig_patent_app_number] => 09831979
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/831979 | Magnetic disk, method of accessing magnetic disk device, and recording medium storing disk access control program for magnetic disk device | Jul 30, 2001 | Issued |
Array
(
[id] => 6689765
[patent_doc_number] => 20030033491
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-13
[patent_title] => 'Apparatus and method for performing write-combining in a pipelined microprocessor using tags'
[patent_app_type] => new
[patent_app_number] => 09/920568
[patent_app_country] => US
[patent_app_date] => 2001-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7727
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0033/20030033491.pdf
[firstpage_image] =>[orig_patent_app_number] => 09920568
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/920568 | Apparatus and method for performing write-combining in a pipelined microprocessor using tags | Jul 30, 2001 | Issued |
Array
(
[id] => 1271859
[patent_doc_number] => 06662277
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-12-09
[patent_title] => 'Cache system with groups of lines and with coherency for both single lines and groups of lines'
[patent_app_type] => B2
[patent_app_number] => 09/919309
[patent_app_country] => US
[patent_app_date] => 2001-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6355
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/662/06662277.pdf
[firstpage_image] =>[orig_patent_app_number] => 09919309
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/919309 | Cache system with groups of lines and with coherency for both single lines and groups of lines | Jul 30, 2001 | Issued |
Array
(
[id] => 6717367
[patent_doc_number] => 20030028715
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-06
[patent_title] => 'Data storage'
[patent_app_type] => new
[patent_app_number] => 09/917785
[patent_app_country] => US
[patent_app_date] => 2001-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5151
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0028/20030028715.pdf
[firstpage_image] =>[orig_patent_app_number] => 09917785
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/917785 | Method of identifying data with same time stamps on different tracks in storage device | Jul 30, 2001 | Issued |
Array
(
[id] => 1181118
[patent_doc_number] => 06754796
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-06-22
[patent_title] => 'Frameworks for implementation of java heaps'
[patent_app_type] => B2
[patent_app_number] => 09/919751
[patent_app_country] => US
[patent_app_date] => 2001-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 2436
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/754/06754796.pdf
[firstpage_image] =>[orig_patent_app_number] => 09919751
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/919751 | Frameworks for implementation of java heaps | Jul 30, 2001 | Issued |
Array
(
[id] => 1184718
[patent_doc_number] => 06748495
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-06-08
[patent_title] => 'Random generator'
[patent_app_type] => B2
[patent_app_number] => 09/858804
[patent_app_country] => US
[patent_app_date] => 2001-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9692
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/748/06748495.pdf
[firstpage_image] =>[orig_patent_app_number] => 09858804
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/858804 | Random generator | May 14, 2001 | Issued |
Array
(
[id] => 6580114
[patent_doc_number] => 20020166036
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-07
[patent_title] => 'Multiple memory block disable function'
[patent_app_type] => new
[patent_app_number] => 09/850950
[patent_app_country] => US
[patent_app_date] => 2001-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2835
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0166/20020166036.pdf
[firstpage_image] =>[orig_patent_app_number] => 09850950
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/850950 | Multiple memory block disable function | May 6, 2001 | Abandoned |
Array
(
[id] => 6580030
[patent_doc_number] => 20020166030
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-07
[patent_title] => 'High speed counters'
[patent_app_type] => new
[patent_app_number] => 09/850938
[patent_app_country] => US
[patent_app_date] => 2001-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4939
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 31
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0166/20020166030.pdf
[firstpage_image] =>[orig_patent_app_number] => 09850938
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/850938 | High speed counters | May 6, 2001 | Issued |
Array
(
[id] => 1381534
[patent_doc_number] => 06574707
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-06-03
[patent_title] => 'Memory interface protocol using two addressing modes and method of operation'
[patent_app_type] => B2
[patent_app_number] => 09/849704
[patent_app_country] => US
[patent_app_date] => 2001-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3545
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/574/06574707.pdf
[firstpage_image] =>[orig_patent_app_number] => 09849704
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/849704 | Memory interface protocol using two addressing modes and method of operation | May 6, 2001 | Issued |
Array
(
[id] => 1353334
[patent_doc_number] => 06594742
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-07-15
[patent_title] => 'Cache management via statistically adjusted slot aging'
[patent_app_type] => B1
[patent_app_number] => 09/850551
[patent_app_country] => US
[patent_app_date] => 2001-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4030
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/594/06594742.pdf
[firstpage_image] =>[orig_patent_app_number] => 09850551
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/850551 | Cache management via statistically adjusted slot aging | May 6, 2001 | Issued |
Array
(
[id] => 6580082
[patent_doc_number] => 20020166033
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-07
[patent_title] => 'System and method for storage on demand service in a global SAN environment'
[patent_app_type] => new
[patent_app_number] => 09/850904
[patent_app_country] => US
[patent_app_date] => 2001-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 10948
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0166/20020166033.pdf
[firstpage_image] =>[orig_patent_app_number] => 09850904
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/850904 | System and method for storage on demand service in a global SAN environment | May 6, 2001 | Issued |
Array
(
[id] => 6554332
[patent_doc_number] => 20020194429
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-19
[patent_title] => 'Method and apparatus for cache synchronization in a clustered environment'
[patent_app_type] => new
[patent_app_number] => 09/851468
[patent_app_country] => US
[patent_app_date] => 2001-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 9696
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0194/20020194429.pdf
[firstpage_image] =>[orig_patent_app_number] => 09851468
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/851468 | Method and apparatus for cache synchronization in a clustered environment | May 6, 2001 | Issued |
Array
(
[id] => 6451012
[patent_doc_number] => 20020129194
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-12
[patent_title] => 'Method and device for operating a RAM memory'
[patent_app_type] => new
[patent_app_number] => 09/850245
[patent_app_country] => US
[patent_app_date] => 2001-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3170
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0129/20020129194.pdf
[firstpage_image] =>[orig_patent_app_number] => 09850245
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/850245 | Method and device for operating a RAM memory | May 6, 2001 | Issued |
Array
(
[id] => 1250240
[patent_doc_number] => 06675264
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-01-06
[patent_title] => 'Method and apparatus for improving write performance in a cluster-based file system'
[patent_app_type] => B2
[patent_app_number] => 09/851014
[patent_app_country] => US
[patent_app_date] => 2001-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8127
[patent_no_of_claims] => 48
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/675/06675264.pdf
[firstpage_image] =>[orig_patent_app_number] => 09851014
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/851014 | Method and apparatus for improving write performance in a cluster-based file system | May 6, 2001 | Issued |
Array
(
[id] => 716665
[patent_doc_number] => 07058763
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-06-06
[patent_title] => 'File system for caching web proxies'
[patent_app_type] => utility
[patent_app_number] => 09/848826
[patent_app_country] => US
[patent_app_date] => 2001-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 4106
[patent_no_of_claims] => 55
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 16
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/058/07058763.pdf
[firstpage_image] =>[orig_patent_app_number] => 09848826
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/848826 | File system for caching web proxies | May 3, 2001 | Issued |
Array
(
[id] => 6099076
[patent_doc_number] => 20020053008
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-02
[patent_title] => 'Verifying primary and backup copies of vital information for a processing system employing a pseudo-fixed reference identifier'
[patent_app_type] => new
[patent_app_number] => 09/847415
[patent_app_country] => US
[patent_app_date] => 2001-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8249
[patent_no_of_claims] => 85
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0053/20020053008.pdf
[firstpage_image] =>[orig_patent_app_number] => 09847415
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/847415 | Verifying primary and backup copies of vital information for a processing system employing a pseudo-fixed reference identifier | May 2, 2001 | Issued |
Array
(
[id] => 1169859
[patent_doc_number] => 06766414
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-07-20
[patent_title] => 'Methods, apparatus and system for caching data'
[patent_app_type] => B2
[patent_app_number] => 09/848034
[patent_app_country] => US
[patent_app_date] => 2001-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 5381
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/766/06766414.pdf
[firstpage_image] =>[orig_patent_app_number] => 09848034
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/848034 | Methods, apparatus and system for caching data | May 2, 2001 | Issued |
Array
(
[id] => 1431141
[patent_doc_number] => 06523084
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-02-18
[patent_title] => 'Data processing apparatus'
[patent_app_type] => B2
[patent_app_number] => 09/847435
[patent_app_country] => US
[patent_app_date] => 2001-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2871
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 451
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/523/06523084.pdf
[firstpage_image] =>[orig_patent_app_number] => 09847435
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/847435 | Data processing apparatus | May 2, 2001 | Issued |
Array
(
[id] => 6580006
[patent_doc_number] => 20020166029
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-07
[patent_title] => 'Replacement data error detector'
[patent_app_type] => new
[patent_app_number] => 09/847174
[patent_app_country] => US
[patent_app_date] => 2001-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7200
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 35
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0166/20020166029.pdf
[firstpage_image] =>[orig_patent_app_number] => 09847174
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/847174 | Replacement data error detector | Apr 30, 2001 | Issued |
Array
(
[id] => 346881
[patent_doc_number] => 07500075
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-03-03
[patent_title] => 'Mechanism for enabling full data bus utilization without increasing data granularity'
[patent_app_type] => utility
[patent_app_number] => 09/837307
[patent_app_country] => US
[patent_app_date] => 2001-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 11623
[patent_no_of_claims] => 81
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/500/07500075.pdf
[firstpage_image] =>[orig_patent_app_number] => 09837307
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/837307 | Mechanism for enabling full data bus utilization without increasing data granularity | Apr 16, 2001 | Issued |