| Application number | Title of the application | Filing Date | Status |
|---|
| 08/374273 | A MEMORY CHIP HAVING TRANSISTORS IN ARRAY AND PERIPHERY CIRCUITRY WHICH PROVIDE HIGH SPEED IN THE PERIPHERY AND MINIMAL LEAKAGE IN THE ARRAY | Jan 17, 1995 | Abandoned |
Array
(
[id] => 3843734
[patent_doc_number] => 05740105
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-04-14
[patent_title] => 'Memory cell array with LOCOS free isolation'
[patent_app_type] => 1
[patent_app_number] => 8/731649
[patent_app_country] => US
[patent_app_date] => 1996-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 17
[patent_no_of_words] => 3009
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/740/05740105.pdf
[firstpage_image] =>[orig_patent_app_number] => 731649
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/731649 | Continuous thermal polycondensation process for preparing polymers | Jan 11, 1995 | Issued |
Array
(
[id] => 3843734
[patent_doc_number] => 05740105
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-04-14
[patent_title] => 'Memory cell array with LOCOS free isolation'
[patent_app_type] => 1
[patent_app_number] => 8/731649
[patent_app_country] => US
[patent_app_date] => 1996-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 17
[patent_no_of_words] => 3009
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/740/05740105.pdf
[firstpage_image] =>[orig_patent_app_number] => 731649
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/731649 | Continuous thermal polycondensation process for preparing polymers | Jan 11, 1995 | Issued |
Array
(
[id] => 3530396
[patent_doc_number] => 05490111
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-02-06
[patent_title] => 'Semiconductor integrated circuit device'
[patent_app_type] => 1
[patent_app_number] => 8/368631
[patent_app_country] => US
[patent_app_date] => 1995-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 5574
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 271
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/490/05490111.pdf
[firstpage_image] =>[orig_patent_app_number] => 368631
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/368631 | Semiconductor integrated circuit device | Jan 3, 1995 | Issued |
| 08/364528 | MEMORY CELL WITH LOCOS FREE ISOLATION | Dec 22, 1994 | Abandoned |
| 08/362298 | STATIC RANDOM ACCESS MEMORY DEVICE WITH LOW POWER DISSIPATION | Dec 21, 1994 | Abandoned |
| 08/357289 | SYNCHRONOUS-TYPE MEMORY | Dec 12, 1994 | Abandoned |
| 08/354272 | DRAM ACCESS SYSTEM AND METHOD | Dec 11, 1994 | Abandoned |
Array
(
[id] => 3564985
[patent_doc_number] => 05500822
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-03-19
[patent_title] => 'Address decoder for repair of memory device'
[patent_app_type] => 1
[patent_app_number] => 8/349473
[patent_app_country] => US
[patent_app_date] => 1994-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 2857
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/500/05500822.pdf
[firstpage_image] =>[orig_patent_app_number] => 349473
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/349473 | Address decoder for repair of memory device | Dec 4, 1994 | Issued |
Array
(
[id] => 3772418
[patent_doc_number] => 05742548
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-04-21
[patent_title] => 'Electrically modifiable non-volatile memory with write checking'
[patent_app_type] => 1
[patent_app_number] => 8/340940
[patent_app_country] => US
[patent_app_date] => 1994-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 3283
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/742/05742548.pdf
[firstpage_image] =>[orig_patent_app_number] => 340940
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/340940 | Electrically modifiable non-volatile memory with write checking | Nov 16, 1994 | Issued |
Array
(
[id] => 3520976
[patent_doc_number] => 05563832
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-10-08
[patent_title] => 'Semiconductor memory device having interface units memorizing available memory cell sub-arrays'
[patent_app_type] => 1
[patent_app_number] => 8/331113
[patent_app_country] => US
[patent_app_date] => 1994-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4720
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/563/05563832.pdf
[firstpage_image] =>[orig_patent_app_number] => 331113
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/331113 | Semiconductor memory device having interface units memorizing available memory cell sub-arrays | Oct 27, 1994 | Issued |
| 08/329223 | RANDOM ACCESS MEMORY WITH A PLURALITY AMPLIFIER GROUPS FOR READING AND WRITING IN NORMAL AND TEST MODES | Oct 25, 1994 | Abandoned |
Array
(
[id] => 3128868
[patent_doc_number] => 05450356
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-09-12
[patent_title] => 'Programmable pull-up buffer'
[patent_app_type] => 1
[patent_app_number] => 8/329028
[patent_app_country] => US
[patent_app_date] => 1994-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2122
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/450/05450356.pdf
[firstpage_image] =>[orig_patent_app_number] => 329028
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/329028 | Programmable pull-up buffer | Oct 24, 1994 | Issued |
Array
(
[id] => 3600822
[patent_doc_number] => 05488586
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-01-30
[patent_title] => 'Method and apparatus for erasing an array of electrically erasable programmable read only memory cells'
[patent_app_type] => 1
[patent_app_number] => 8/328303
[patent_app_country] => US
[patent_app_date] => 1994-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 3043
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/488/05488586.pdf
[firstpage_image] =>[orig_patent_app_number] => 328303
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/328303 | Method and apparatus for erasing an array of electrically erasable programmable read only memory cells | Oct 23, 1994 | Issued |
| 08/325766 | EFFICIENT METHOD FOR OBTAINING USABLE PARTS FROM A PARTIALLY GOOD MEMORY INTEGRATED CIRCUIT | Oct 18, 1994 | Abandoned |
Array
(
[id] => 3635316
[patent_doc_number] => 05608684
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-03-04
[patent_title] => 'System and method for RAM power and data backup utilizing a capacitor and ROM'
[patent_app_type] => 1
[patent_app_number] => 8/322808
[patent_app_country] => US
[patent_app_date] => 1994-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5203
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/608/05608684.pdf
[firstpage_image] =>[orig_patent_app_number] => 322808
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/322808 | System and method for RAM power and data backup utilizing a capacitor and ROM | Oct 12, 1994 | Issued |
Array
(
[id] => 3576969
[patent_doc_number] => 05485423
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-01-16
[patent_title] => 'Method for eliminating of cycling-induced electron trapping in the tunneling oxide of 5 volt only flash EEPROMS'
[patent_app_type] => 1
[patent_app_number] => 8/320368
[patent_app_country] => US
[patent_app_date] => 1994-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 11
[patent_no_of_words] => 4062
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/485/05485423.pdf
[firstpage_image] =>[orig_patent_app_number] => 320368
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/320368 | Method for eliminating of cycling-induced electron trapping in the tunneling oxide of 5 volt only flash EEPROMS | Oct 10, 1994 | Issued |
Array
(
[id] => 3549691
[patent_doc_number] => 05481498
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-01-02
[patent_title] => 'Redundancy circuit for semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 8/320341
[patent_app_country] => US
[patent_app_date] => 1994-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 3186
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/481/05481498.pdf
[firstpage_image] =>[orig_patent_app_number] => 320341
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/320341 | Redundancy circuit for semiconductor memory device | Oct 10, 1994 | Issued |
Array
(
[id] => 3507717
[patent_doc_number] => 05532969
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-07-02
[patent_title] => 'Clocking circuit with increasing delay as supply voltage VDD'
[patent_app_type] => 1
[patent_app_number] => 8/319898
[patent_app_country] => US
[patent_app_date] => 1994-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3630
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/532/05532969.pdf
[firstpage_image] =>[orig_patent_app_number] => 319898
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/319898 | Clocking circuit with increasing delay as supply voltage VDD | Oct 6, 1994 | Issued |
Array
(
[id] => 3536301
[patent_doc_number] => 05528540
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-06-18
[patent_title] => 'Redundant address decoder'
[patent_app_type] => 1
[patent_app_number] => 8/319518
[patent_app_country] => US
[patent_app_date] => 1994-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 2454
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/528/05528540.pdf
[firstpage_image] =>[orig_patent_app_number] => 319518
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/319518 | Redundant address decoder | Oct 6, 1994 | Issued |