| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 3499752
[patent_doc_number] => 05440512
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-08-08
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 8/044115
[patent_app_country] => US
[patent_app_date] => 1993-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 3108
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/440/05440512.pdf
[firstpage_image] =>[orig_patent_app_number] => 044115
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/044115 | Semiconductor memory device | Apr 7, 1993 | Issued |
Array
(
[id] => 3435697
[patent_doc_number] => 05416742
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-05-16
[patent_title] => 'Dynamic random access memory device having sense amplifier circuit arrays sequentially activated'
[patent_app_type] => 1
[patent_app_number] => 8/043996
[patent_app_country] => US
[patent_app_date] => 1993-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3759
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 304
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/416/05416742.pdf
[firstpage_image] =>[orig_patent_app_number] => 043996
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/043996 | Dynamic random access memory device having sense amplifier circuit arrays sequentially activated | Apr 6, 1993 | Issued |
Array
(
[id] => 2904523
[patent_doc_number] => 05270974
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-12-14
[patent_title] => 'Monolithic fail bit memory'
[patent_app_type] => 1
[patent_app_number] => 8/041909
[patent_app_country] => US
[patent_app_date] => 1993-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 2612
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 395
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/270/05270974.pdf
[firstpage_image] =>[orig_patent_app_number] => 041909
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/041909 | Monolithic fail bit memory | Apr 1, 1993 | Issued |
| 08/030154 | SEMICONDUCTOR MEMORY DEVICE | Mar 16, 1993 | Pending |
| 08/031898 | DYNAMIC MEMORY WORD LINE DRIVER SCHEME | Mar 15, 1993 | Pending |
| 08/048213 | SEMICONDUCTOR MEMORY APPARATUS | Mar 9, 1993 | Pending |
Array
(
[id] => 3092015
[patent_doc_number] => 05280443
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-01-18
[patent_title] => 'Bit line structure for semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 8/028906
[patent_app_country] => US
[patent_app_date] => 1993-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 8516
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/280/05280443.pdf
[firstpage_image] =>[orig_patent_app_number] => 028906
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/028906 | Bit line structure for semiconductor memory device | Mar 7, 1993 | Issued |
Array
(
[id] => 3032081
[patent_doc_number] => 05327375
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-07-05
[patent_title] => 'DRAM cell utilizing novel capacitor'
[patent_app_type] => 1
[patent_app_number] => 8/024917
[patent_app_country] => US
[patent_app_date] => 1993-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 20
[patent_no_of_words] => 9569
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/327/05327375.pdf
[firstpage_image] =>[orig_patent_app_number] => 024917
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/024917 | DRAM cell utilizing novel capacitor | Mar 1, 1993 | Issued |
| 08/023424 | MEMORY CARD CIRCUIT | Feb 22, 1993 | Abandoned |
Array
(
[id] => 3064317
[patent_doc_number] => 05345417
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-09-06
[patent_title] => 'EPROM device with metallic source connections and fabrication thereof'
[patent_app_type] => 1
[patent_app_number] => 8/016741
[patent_app_country] => US
[patent_app_date] => 1993-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 12
[patent_no_of_words] => 2813
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/345/05345417.pdf
[firstpage_image] =>[orig_patent_app_number] => 016741
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/016741 | EPROM device with metallic source connections and fabrication thereof | Feb 10, 1993 | Issued |
| 08/015884 | SEMICONDUCTOR MEMORY DEVICE WITH BIT LINE CONTACT AREAS AND STORAGE CAPACITOR CONTACT AREAS | Feb 9, 1993 | Abandoned |
Array
(
[id] => 2966117
[patent_doc_number] => 05243570
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-09-07
[patent_title] => 'Semiconductor memory device having redundant memory cell columns concurrently accessible together with regular memory cell arrays'
[patent_app_type] => 1
[patent_app_number] => 8/011815
[patent_app_country] => US
[patent_app_date] => 1993-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6755
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 802
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/243/05243570.pdf
[firstpage_image] =>[orig_patent_app_number] => 011815
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/011815 | Semiconductor memory device having redundant memory cell columns concurrently accessible together with regular memory cell arrays | Jan 31, 1993 | Issued |
| 07/989624 | SEMICONDUCTOR DEVICE WITH A MEMORY CELL | Dec 13, 1992 | Abandoned |
Array
(
[id] => 3116924
[patent_doc_number] => 05418742
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-05-23
[patent_title] => 'Nonvolatile semiconductor memory with block erase select means'
[patent_app_type] => 1
[patent_app_number] => 7/989935
[patent_app_country] => US
[patent_app_date] => 1992-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 21
[patent_no_of_words] => 6391
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 328
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/418/05418742.pdf
[firstpage_image] =>[orig_patent_app_number] => 989935
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/989935 | Nonvolatile semiconductor memory with block erase select means | Dec 9, 1992 | Issued |
Array
(
[id] => 3105462
[patent_doc_number] => 05293335
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-03-08
[patent_title] => 'Ceramic thin film memory device'
[patent_app_type] => 1
[patent_app_number] => 7/988046
[patent_app_country] => US
[patent_app_date] => 1992-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 15
[patent_no_of_words] => 7026
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/293/05293335.pdf
[firstpage_image] =>[orig_patent_app_number] => 988046
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/988046 | Ceramic thin film memory device | Dec 8, 1992 | Issued |
Array
(
[id] => 3076577
[patent_doc_number] => 05311471
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-05-10
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 7/987543
[patent_app_country] => US
[patent_app_date] => 1992-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 2614
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/311/05311471.pdf
[firstpage_image] =>[orig_patent_app_number] => 987543
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/987543 | Semiconductor memory device | Dec 6, 1992 | Issued |
Array
(
[id] => 3049729
[patent_doc_number] => 05377156
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-12-27
[patent_title] => 'Semiconductor device incorporating main and stand-by boosted internal power supply for compensating for deviation on operating condition and fabrication process conditions'
[patent_app_type] => 1
[patent_app_number] => 7/985076
[patent_app_country] => US
[patent_app_date] => 1992-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 74
[patent_no_of_words] => 25169
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/377/05377156.pdf
[firstpage_image] =>[orig_patent_app_number] => 985076
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/985076 | Semiconductor device incorporating main and stand-by boosted internal power supply for compensating for deviation on operating condition and fabrication process conditions | Dec 2, 1992 | Issued |
Array
(
[id] => 3844548
[patent_doc_number] => 05761127
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-06-02
[patent_title] => 'Flash-erasable semiconductor memory device having an improved reliability'
[patent_app_type] => 1
[patent_app_number] => 7/978976
[patent_app_country] => US
[patent_app_date] => 1992-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 47
[patent_no_of_words] => 16956
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/761/05761127.pdf
[firstpage_image] =>[orig_patent_app_number] => 978976
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/978976 | Flash-erasable semiconductor memory device having an improved reliability | Nov 19, 1992 | Issued |
Array
(
[id] => 2899281
[patent_doc_number] => 05239500
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-08-24
[patent_title] => 'Process of storing analog quantities and device for the implementation thereof'
[patent_app_type] => 1
[patent_app_number] => 7/972093
[patent_app_country] => US
[patent_app_date] => 1992-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 4269
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/239/05239500.pdf
[firstpage_image] =>[orig_patent_app_number] => 972093
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/972093 | Process of storing analog quantities and device for the implementation thereof | Nov 4, 1992 | Issued |
Array
(
[id] => 3004277
[patent_doc_number] => 05367490
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-11-22
[patent_title] => 'Semiconductor integrated circuit device with two variable delay lines in writing circuit control'
[patent_app_type] => 1
[patent_app_number] => 7/967133
[patent_app_country] => US
[patent_app_date] => 1992-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 19528
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/367/05367490.pdf
[firstpage_image] =>[orig_patent_app_number] => 967133
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/967133 | Semiconductor integrated circuit device with two variable delay lines in writing circuit control | Oct 26, 1992 | Issued |
