Joseph Clawson Jr.

Array ( [id] => 2725357 [patent_doc_number] => 05053996 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-10-01 [patent_title] => 'Dual state memory storage cell with improved data transfer circuitry' [patent_app_type] => 1 [patent_app_number] => 7/661555 [patent_app_country] => US [patent_app_date] => 1991-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 4914 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/053/05053996.pdf [firstpage_image] =>[orig_patent_app_number] => 661555 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3588177 [patent_doc_number] => 05491658 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-13 [patent_title] => 'Column decoder for virtual ground memory array' [patent_app_type] => 1 [patent_app_number] => 7/655566 [patent_app_country] => US [patent_app_date] => 1991-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 41 [patent_no_of_words] => 6359 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/491/05491658.pdf [firstpage_image] =>[orig_patent_app_number] => 655566 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2743843 [patent_doc_number] => 05051951 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-09-24 [patent_title] => 'Static RAM memory cell using N-channel MOS transistors' [patent_app_type] => 1 [patent_app_number] => 7/653859 [patent_app_country] => US [patent_app_date] => 1991-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 2239 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/051/05051951.pdf [firstpage_image] =>[orig_patent_app_number] => 653859 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2773352 [patent_doc_number] => 05063540 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-11-05 [patent_title] => 'Semiconductor memory circuit with diode load circuits' [patent_app_type] => 1 [patent_app_number] => 7/652725 [patent_app_country] => US [patent_app_date] => 1991-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 5920 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/063/05063540.pdf [firstpage_image] =>[orig_patent_app_number] => 652725 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2734991 [patent_doc_number] => 05058071 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-10-15 [patent_title] => 'Semiconductor memory device having means for repairing the memory device with respect to possible defective memory portions' [patent_app_type] => 1 [patent_app_number] => 7/646508 [patent_app_country] => US [patent_app_date] => 1991-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 5506 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/058/05058071.pdf [firstpage_image] =>[orig_patent_app_number] => 646508 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2717433 [patent_doc_number] => 05062082 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-10-29 [patent_title] => 'Semiconductor memory device with delay in address predecoder circuit independent from ATD' [patent_app_type] => 1 [patent_app_number] => 7/642746 [patent_app_country] => US [patent_app_date] => 1991-01-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3316 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/062/05062082.pdf [firstpage_image] =>[orig_patent_app_number] => 642746 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2785781 [patent_doc_number] => 05132933 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-07-21 [patent_title] => 'Bias circuitry for nonvolatile memory array' [patent_app_type] => 1 [patent_app_number] => 7/631606 [patent_app_country] => US [patent_app_date] => 1990-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3527 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/132/05132933.pdf [firstpage_image] =>[orig_patent_app_number] => 631606 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2966136 [patent_doc_number] => 05243571 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-09-07 [patent_title] => 'Memory bus precharging circuit' [patent_app_type] => 1 [patent_app_number] => 7/629224 [patent_app_country] => US [patent_app_date] => 1990-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1999 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/243/05243571.pdf [firstpage_image] =>[orig_patent_app_number] => 629224 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2820170 [patent_doc_number] => 05086412 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-02-04 [patent_title] => 'Sense amplifier and method for ferroelectric memory' [patent_app_type] => 1 [patent_app_number] => 7/616605 [patent_app_country] => US [patent_app_date] => 1990-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 3714 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 235 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/086/05086412.pdf [firstpage_image] =>[orig_patent_app_number] => 616605 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2734937 [patent_doc_number] => 05058068 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-10-15 [patent_title] => 'Redundancy circuit with memorization of output contact pad position' [patent_app_type] => 1 [patent_app_number] => 7/616634 [patent_app_country] => US [patent_app_date] => 1990-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3857 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/058/05058068.pdf [firstpage_image] =>[orig_patent_app_number] => 616634 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2758508 [patent_doc_number] => 05031143 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-07-09 [patent_title] => 'Preamplifier for ferroelectric memory device sense amplifier' [patent_app_type] => 1 [patent_app_number] => 7/616676 [patent_app_country] => US [patent_app_date] => 1990-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2435 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/031/05031143.pdf [firstpage_image] =>[orig_patent_app_number] => 616676 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2698309 [patent_doc_number] => 05050123 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-09-17 [patent_title] => 'Radiation shield for EPROM cells' [patent_app_type] => 1 [patent_app_number] => 7/612452 [patent_app_country] => US [patent_app_date] => 1990-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3210 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/050/05050123.pdf [firstpage_image] =>[orig_patent_app_number] => 612452 [rel_patent_id] =>[rel_patent_doc_number] =>)