Joseph Clawson Jr.

Array ( [id] => 3638738 [patent_doc_number] => 05687115 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-11-11 [patent_title] => 'Write circuits for analog memory' [patent_app_type] => 1 [patent_app_number] => 8/583905 [patent_app_country] => US [patent_app_date] => 1996-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 63 [patent_figures_cnt] => 63 [patent_no_of_words] => 16443 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/687/05687115.pdf [firstpage_image] =>[orig_patent_app_number] => 583905 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3657826 [patent_doc_number] => 05638320 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-10 [patent_title] => 'High resolution analog storage EPROM and flash EPROM' [patent_app_type] => 1 [patent_app_number] => 8/585138 [patent_app_country] => US [patent_app_date] => 1996-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 63 [patent_figures_cnt] => 63 [patent_no_of_words] => 16449 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/638/05638320.pdf [firstpage_image] =>[orig_patent_app_number] => 585138 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3772308 [patent_doc_number] => 05742541 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-21 [patent_title] => 'Writing method for nonvolatile semiconductor memory with soft-write repair for over-erased cells' [patent_app_type] => 1 [patent_app_number] => 8/580515 [patent_app_country] => US [patent_app_date] => 1995-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 27 [patent_no_of_words] => 8866 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 269 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/742/05742541.pdf [firstpage_image] =>[orig_patent_app_number] => 580515 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3798004 [patent_doc_number] => 05822248 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-13 [patent_title] => 'Non-volatile semiconductor memory device using folded bit line architecture' [patent_app_type] => 1 [patent_app_number] => 8/559151 [patent_app_country] => US [patent_app_date] => 1995-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 20 [patent_no_of_words] => 7893 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/822/05822248.pdf [firstpage_image] =>[orig_patent_app_number] => 559151 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3565918 [patent_doc_number] => 05544099 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-06 [patent_title] => 'Method of writing data into electrically erasable and programmable read only memory cell without disturbance to other cells' [patent_app_type] => 1 [patent_app_number] => 8/543818 [patent_app_country] => US [patent_app_date] => 1995-10-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 5711 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/544/05544099.pdf [firstpage_image] =>[orig_patent_app_number] => 543818 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3553710 [patent_doc_number] => 05555215 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-10 [patent_title] => 'Semiconductor memory operating with low supply voltage' [patent_app_type] => 1 [patent_app_number] => 8/539724 [patent_app_country] => US [patent_app_date] => 1995-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 47 [patent_no_of_words] => 17189 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 259 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/555/05555215.pdf [firstpage_image] =>[orig_patent_app_number] => 539724 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3526824 [patent_doc_number] => 05576989 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-19 [patent_title] => 'Method for the counting down of units in a memory card' [patent_app_type] => 1 [patent_app_number] => 8/526513 [patent_app_country] => US [patent_app_date] => 1995-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 5364 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/576/05576989.pdf [firstpage_image] =>[orig_patent_app_number] => 526513 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3501065 [patent_doc_number] => 05561639 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-01 [patent_title] => 'Semiconductor memory device with high speed detect function' [patent_app_type] => 1 [patent_app_number] => 8/518018 [patent_app_country] => US [patent_app_date] => 1995-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 1734 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/561/05561639.pdf [firstpage_image] =>[orig_patent_app_number] => 518018 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3624075 [patent_doc_number] => 05511022 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-23 [patent_title] => 'Depletion mode NAND string electrically erasable programmable semiconductor memory device and method for erasing and programming thereof' [patent_app_type] => 1 [patent_app_number] => 8/517197 [patent_app_country] => US [patent_app_date] => 1995-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 14 [patent_no_of_words] => 8723 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 227 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/511/05511022.pdf [firstpage_image] =>[orig_patent_app_number] => 517197 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3635343 [patent_doc_number] => 05608686 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-04 [patent_title] => 'Synchronous semiconductor memory device with low power consumption' [patent_app_type] => 1 [patent_app_number] => 8/512420 [patent_app_country] => US [patent_app_date] => 1995-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 18 [patent_no_of_words] => 7309 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/608/05608686.pdf [firstpage_image] =>[orig_patent_app_number] => 512420 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3764906 [patent_doc_number] => 05721702 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-24 [patent_title] => 'Reference voltage generator using flash memory cells' [patent_app_type] => 1 [patent_app_number] => 8/509737 [patent_app_country] => US [patent_app_date] => 1995-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3413 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/721/05721702.pdf [firstpage_image] =>[orig_patent_app_number] => 509737 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3566842 [patent_doc_number] => 05502673 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-03-26 [patent_title] => 'Non-volatile register system utilizing thin-film floating-gate amorphous transistors' [patent_app_type] => 1 [patent_app_number] => 8/503959 [patent_app_country] => US [patent_app_date] => 1995-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 4543 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 371 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/502/05502673.pdf [firstpage_image] =>[orig_patent_app_number] => 503959 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3897620 [patent_doc_number] => 05715192 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-03 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/502947 [patent_app_country] => US [patent_app_date] => 1995-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3154 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/715/05715192.pdf [firstpage_image] =>[orig_patent_app_number] => 502947 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3563165 [patent_doc_number] => 05574689 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-12 [patent_title] => 'Address comparing for non-precharged redundancy address matching' [patent_app_type] => 1 [patent_app_number] => 8/501212 [patent_app_country] => US [patent_app_date] => 1995-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 16 [patent_no_of_words] => 10234 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 250 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/574/05574689.pdf [firstpage_image] =>[orig_patent_app_number] => 501212 [rel_patent_id] =>[rel_patent_doc_number] =>)