Joseph Clawson Jr.

Array ( [id] => 3544854 [patent_doc_number] => 05557579 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-17 [patent_title] => 'Power-up circuit responsive to supply voltage transients with signal delay' [patent_app_type] => 1 [patent_app_number] => 8/494718 [patent_app_country] => US [patent_app_date] => 1995-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4058 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 242 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/557/05557579.pdf [firstpage_image] =>[orig_patent_app_number] => 494718 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3537202 [patent_doc_number] => 05541873 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-30 [patent_title] => 'Nonvolatile memory' [patent_app_type] => 1 [patent_app_number] => 8/490816 [patent_app_country] => US [patent_app_date] => 1995-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 28 [patent_no_of_words] => 8640 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/541/05541873.pdf [firstpage_image] =>[orig_patent_app_number] => 490816 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3582582 [patent_doc_number] => 05539700 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-23 [patent_title] => 'Column selection circuit of semiconductor memory with transfer gate' [patent_app_type] => 1 [patent_app_number] => 8/489776 [patent_app_country] => US [patent_app_date] => 1995-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2373 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 383 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/539/05539700.pdf [firstpage_image] =>[orig_patent_app_number] => 489776 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3738589 [patent_doc_number] => 05671187 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-23 [patent_title] => 'Storage circuit' [patent_app_type] => 1 [patent_app_number] => 8/475269 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 6996 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/671/05671187.pdf [firstpage_image] =>[orig_patent_app_number] => 475269 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3613059 [patent_doc_number] => 05579273 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-26 [patent_title] => 'Storage circuitry using sense amplifier shared between memories of differing number of rows' [patent_app_type] => 1 [patent_app_number] => 8/482384 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 7011 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 394 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/579/05579273.pdf [firstpage_image] =>[orig_patent_app_number] => 482384 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3669259 [patent_doc_number] => 05592423 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-07 [patent_title] => 'Semiconductor integrated circuit enabling external monitor and control of voltage generated in internal power supply circuit' [patent_app_type] => 1 [patent_app_number] => 8/485918 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 17 [patent_no_of_words] => 7205 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/592/05592423.pdf [firstpage_image] =>[orig_patent_app_number] => 485918 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3727490 [patent_doc_number] => 05617351 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-01 [patent_title] => 'Three-dimensional direct-write EEPROM arrays and fabrication methods' [patent_app_type] => 1 [patent_app_number] => 8/464018 [patent_app_country] => US [patent_app_date] => 1995-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 16 [patent_no_of_words] => 9196 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 234 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/617/05617351.pdf [firstpage_image] =>[orig_patent_app_number] => 464018 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3563526 [patent_doc_number] => 05519654 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-21 [patent_title] => 'Semiconductor memory device with external capacitor to charge pump in an EEPROM circuit' [patent_app_type] => 1 [patent_app_number] => 8/450135 [patent_app_country] => US [patent_app_date] => 1995-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 58 [patent_no_of_words] => 16584 [patent_no_of_claims] => 48 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/519/05519654.pdf [firstpage_image] =>[orig_patent_app_number] => 450135 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3544713 [patent_doc_number] => 05557569 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-17 [patent_title] => 'Low voltage flash EEPROM C-cell using fowler-nordheim tunneling' [patent_app_type] => 1 [patent_app_number] => 8/453474 [patent_app_country] => US [patent_app_date] => 1995-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 6954 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 284 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/557/05557569.pdf [firstpage_image] =>[orig_patent_app_number] => 453474 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3630486 [patent_doc_number] => 05615153 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-25 [patent_title] => 'Fast flash EPROM programming and pre-programming circuit design' [patent_app_type] => 1 [patent_app_number] => 8/444314 [patent_app_country] => US [patent_app_date] => 1995-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 6590 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 355 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/615/05615153.pdf [firstpage_image] =>[orig_patent_app_number] => 444314 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3705061 [patent_doc_number] => 05619450 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-08 [patent_title] => 'Drive circuit for flash memory with improved erasability' [patent_app_type] => 1 [patent_app_number] => 8/440843 [patent_app_country] => US [patent_app_date] => 1995-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 99 [patent_figures_cnt] => 138 [patent_no_of_words] => 43653 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/619/05619450.pdf [firstpage_image] =>[orig_patent_app_number] => 440843 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3669203 [patent_doc_number] => 05592419 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-07 [patent_title] => 'Flash memory with improved erasability and its circuitry' [patent_app_type] => 1 [patent_app_number] => 8/441598 [patent_app_country] => US [patent_app_date] => 1995-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 98 [patent_figures_cnt] => 138 [patent_no_of_words] => 43685 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/592/05592419.pdf [firstpage_image] =>[orig_patent_app_number] => 441598 [rel_patent_id] =>[rel_patent_doc_number] =>)