
Joseph D. Manoskey
Examiner (ID: 7607, Phone: (571)272-3648 , Office: P/2113 )
| Most Active Art Unit | 2113 |
| Art Unit(s) | 2113, 2184 |
| Total Applications | 1127 |
| Issued Applications | 998 |
| Pending Applications | 56 |
| Abandoned Applications | 90 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20587194
[patent_doc_number] => 20260072789
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-03-12
[patent_title] => MAGNETIC DISK DEVICE
[patent_app_type] => utility
[patent_app_number] => 19/033361
[patent_app_country] => US
[patent_app_date] => 2025-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12334
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 764
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19033361
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/033361 | MAGNETIC DISK DEVICE | Jan 20, 2025 | Pending |
Array
(
[id] => 19864640
[patent_doc_number] => 20250103426
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-27
[patent_title] => Memory Sparing to Improve Chip Reliability
[patent_app_type] => utility
[patent_app_number] => 18/969998
[patent_app_country] => US
[patent_app_date] => 2024-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6375
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18969998
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/969998 | Memory Sparing to Improve Chip Reliability | Dec 4, 2024 | Pending |
Array
(
[id] => 19787356
[patent_doc_number] => 20250061035
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-20
[patent_title] => SYSTEMS AND METHODS OF TIERED DATA STORAGE AND PROCESSING AND DECISION MAKING
[patent_app_type] => utility
[patent_app_number] => 18/935231
[patent_app_country] => US
[patent_app_date] => 2024-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8889
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18935231
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/935231 | SYSTEMS AND METHODS OF TIERED DATA STORAGE AND PROCESSING AND DECISION MAKING | Oct 31, 2024 | Pending |
Array
(
[id] => 19686350
[patent_doc_number] => 20250004895
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-02
[patent_title] => TEST SUPPORT APPARATUS, TEST SUPPORT METHOD, AND NON-TRANSITORY COMPUTER READABLE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 18/830728
[patent_app_country] => US
[patent_app_date] => 2024-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3824
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18830728
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/830728 | TEST SUPPORT APPARATUS, TEST SUPPORT METHOD, AND NON-TRANSITORY COMPUTER READABLE MEDIUM | Sep 10, 2024 | Pending |
Array
(
[id] => 19645018
[patent_doc_number] => 20240419538
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-19
[patent_title] => ECS CIRCUIT AND METHOD, AND MEMORY
[patent_app_type] => utility
[patent_app_number] => 18/822292
[patent_app_country] => US
[patent_app_date] => 2024-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17657
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18822292
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/822292 | ECS CIRCUIT AND METHOD, AND MEMORY | Sep 1, 2024 | Pending |
Array
(
[id] => 19603250
[patent_doc_number] => 20240394130
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-28
[patent_title] => AUTOMATIC ERROR PREDICTION IN DATA CENTERS
[patent_app_type] => utility
[patent_app_number] => 18/794219
[patent_app_country] => US
[patent_app_date] => 2024-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24863
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18794219
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/794219 | AUTOMATIC ERROR PREDICTION IN DATA CENTERS | Aug 4, 2024 | Pending |
Array
(
[id] => 19711293
[patent_doc_number] => 20250021435
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-16
[patent_title] => APPARATUSES, SYSTEMS, AND METHODS FOR ERROR CORRECTION
[patent_app_type] => utility
[patent_app_number] => 18/787744
[patent_app_country] => US
[patent_app_date] => 2024-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10514
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18787744
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/787744 | APPARATUSES, SYSTEMS, AND METHODS FOR ERROR CORRECTION | Jul 28, 2024 | Pending |
Array
(
[id] => 19530286
[patent_doc_number] => 20240354188
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => TECHNOLOGY SYSTEM AUTO-RECOVERY AND OPTIMALITY ENGINE AND TECHNIQUES
[patent_app_type] => utility
[patent_app_number] => 18/761425
[patent_app_country] => US
[patent_app_date] => 2024-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12453
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18761425
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/761425 | TECHNOLOGY SYSTEM AUTO-RECOVERY AND OPTIMALITY ENGINE AND TECHNIQUES | Jul 1, 2024 | Pending |
Array
(
[id] => 20117391
[patent_doc_number] => 12367096
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-22
[patent_title] => Service control method based on service cluster, electronic device and storage medium
[patent_app_type] => utility
[patent_app_number] => 18/758721
[patent_app_country] => US
[patent_app_date] => 2024-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 9123
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18758721
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/758721 | Service control method based on service cluster, electronic device and storage medium | Jun 27, 2024 | Issued |
Array
(
[id] => 19834271
[patent_doc_number] => 20250086057
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-13
[patent_title] => METHODS AND APPARATUSES FOR FAULT RECOVERY OF VIDEO DATA
[patent_app_type] => utility
[patent_app_number] => 18/757017
[patent_app_country] => US
[patent_app_date] => 2024-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12843
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 32
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18757017
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/757017 | METHODS AND APPARATUSES FOR FAULT RECOVERY OF VIDEO DATA | Jun 26, 2024 | Pending |
Array
(
[id] => 20281834
[patent_doc_number] => 20250307076
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-02
[patent_title] => FAULT DETECTION BASED ON DEVICE COMPONENT IDENTIFIERS
[patent_app_type] => utility
[patent_app_number] => 18/748211
[patent_app_country] => US
[patent_app_date] => 2024-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1187
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18748211
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/748211 | FAULT DETECTION BASED ON DEVICE COMPONENT IDENTIFIERS | Jun 19, 2024 | Pending |
Array
(
[id] => 20408850
[patent_doc_number] => 20250377959
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-11
[patent_title] => CENTRALIZED SMART SELF-CONFIGURING CHAOS POLICIES AND EXPERIMENTS
[patent_app_type] => utility
[patent_app_number] => 18/739558
[patent_app_country] => US
[patent_app_date] => 2024-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11966
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18739558
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/739558 | CENTRALIZED SMART SELF-CONFIGURING CHAOS POLICIES AND EXPERIMENTS | Jun 10, 2024 | Pending |
Array
(
[id] => 20408887
[patent_doc_number] => 20250377996
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-11
[patent_title] => Visual Network Hardware Troubleshooting via Multimodal Generative AI
[patent_app_type] => utility
[patent_app_number] => 18/738166
[patent_app_country] => US
[patent_app_date] => 2024-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4492
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18738166
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/738166 | Visual Network Hardware Troubleshooting via Multimodal Generative AI | Jun 9, 2024 | Pending |
Array
(
[id] => 20408867
[patent_doc_number] => 20250377976
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-11
[patent_title] => PROVIDING CLIENT SUPPORT FOR APPLICATIONS TO SOFTWARE SERVICES
[patent_app_type] => utility
[patent_app_number] => 18/734298
[patent_app_country] => US
[patent_app_date] => 2024-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18734298
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/734298 | PROVIDING CLIENT SUPPORT FOR APPLICATIONS TO SOFTWARE SERVICES | Jun 4, 2024 | Pending |
Array
(
[id] => 19545079
[patent_doc_number] => 20240362115
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => ADAPTIVE PARITY TECHNIQUES FOR A MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/733319
[patent_app_country] => US
[patent_app_date] => 2024-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18603
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18733319
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/733319 | ADAPTIVE PARITY TECHNIQUES FOR A MEMORY DEVICE | Jun 3, 2024 | Pending |
Array
(
[id] => 19499271
[patent_doc_number] => 20240338289
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-10
[patent_title] => METHOD OF PERFORMANCE HARVESTING IN CORE MATRIX STRUCTURE AND DEVICE OF PERFORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/676893
[patent_app_country] => US
[patent_app_date] => 2024-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10191
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18676893
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/676893 | Method of performance harvesting in core matrix structure and device of performing the same | May 28, 2024 | Issued |
Array
(
[id] => 20609933
[patent_doc_number] => 12585535
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-24
[patent_title] => Hardware fault detection method for internal memory, apparatus, and internal memory controller
[patent_app_type] => utility
[patent_app_number] => 18/673518
[patent_app_country] => US
[patent_app_date] => 2024-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 1184
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18673518
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/673518 | Hardware fault detection method for internal memory, apparatus, and internal memory controller | May 23, 2024 | Issued |
Array
(
[id] => 20380506
[patent_doc_number] => 20250362999
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-27
[patent_title] => OPTIMIZED ERROR CORRECTION CODE ARCHITECTURE FOR MEMORY
[patent_app_type] => utility
[patent_app_number] => 18/673743
[patent_app_country] => US
[patent_app_date] => 2024-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1341
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18673743
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/673743 | OPTIMIZED ERROR CORRECTION CODE ARCHITECTURE FOR MEMORY | May 23, 2024 | Pending |
Array
(
[id] => 20564062
[patent_doc_number] => 12566671
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-03
[patent_title] => Memory device with dynamic processing level calibration
[patent_app_type] => utility
[patent_app_number] => 18/658918
[patent_app_country] => US
[patent_app_date] => 2024-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 18614
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18658918
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/658918 | Memory device with dynamic processing level calibration | May 7, 2024 | Issued |
Array
(
[id] => 20564066
[patent_doc_number] => 12566675
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-03
[patent_title] => Mitigating data loss by verifying recovery logs
[patent_app_type] => utility
[patent_app_number] => 18/646223
[patent_app_country] => US
[patent_app_date] => 2024-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5836
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18646223
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/646223 | Mitigating data loss by verifying recovery logs | Apr 24, 2024 | Issued |