
Joseph D. Torres
Examiner (ID: 13957, Phone: (571)272-3829 , Office: P/2112 )
| Most Active Art Unit | 2112 |
| Art Unit(s) | 2112, 2133 |
| Total Applications | 2134 |
| Issued Applications | 1676 |
| Pending Applications | 96 |
| Abandoned Applications | 378 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17788442
[patent_doc_number] => 11411583
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-09
[patent_title] => Deinterleaving method and deinterleaving system performing the same
[patent_app_type] => utility
[patent_app_number] => 17/199605
[patent_app_country] => US
[patent_app_date] => 2021-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5471
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17199605
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/199605 | Deinterleaving method and deinterleaving system performing the same | Mar 11, 2021 | Issued |
Array
(
[id] => 17824521
[patent_doc_number] => 11429469
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-30
[patent_title] => Defective bit line management in connection with a memory access
[patent_app_type] => utility
[patent_app_number] => 17/195579
[patent_app_country] => US
[patent_app_date] => 2021-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 12929
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17195579
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/195579 | Defective bit line management in connection with a memory access | Mar 7, 2021 | Issued |
Array
(
[id] => 17853901
[patent_doc_number] => 20220283943
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => HIGH-THROUGHPUT SOFTWARE-DEFINED CONVOLUTIONAL INTERLEAVERS AND DE-INTERLEAVERS
[patent_app_type] => utility
[patent_app_number] => 17/193354
[patent_app_country] => US
[patent_app_date] => 2021-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9544
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 31
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17193354
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/193354 | High-throughput software-defined convolutional interleavers and de-interleavers | Mar 4, 2021 | Issued |
Array
(
[id] => 16903044
[patent_doc_number] => 20210181960
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-17
[patent_title] => SOLID STATE STORAGE DEVICE WITH QUICK BOOT FROM NAND MEDIA
[patent_app_type] => utility
[patent_app_number] => 17/189502
[patent_app_country] => US
[patent_app_date] => 2021-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4121
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17189502
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/189502 | Solid state storage device with quick boot from NAND media | Mar 1, 2021 | Issued |
Array
(
[id] => 18271870
[patent_doc_number] => 20230093112
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-23
[patent_title] => COMMUNICATION DEVICE AND COMMUNICATION METHOD
[patent_app_type] => utility
[patent_app_number] => 17/798888
[patent_app_country] => US
[patent_app_date] => 2021-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21070
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17798888
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/798888 | Communication device and communication method | Feb 15, 2021 | Issued |
Array
(
[id] => 19797050
[patent_doc_number] => 12238036
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-25
[patent_title] => Negative acknowledgment transmissions during physical layer issues
[patent_app_type] => utility
[patent_app_number] => 18/258782
[patent_app_country] => US
[patent_app_date] => 2021-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 18534
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18258782
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/258782 | Negative acknowledgment transmissions during physical layer issues | Feb 10, 2021 | Issued |
Array
(
[id] => 16848231
[patent_doc_number] => 20210148976
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-20
[patent_title] => Self Test for Safety Logic
[patent_app_type] => utility
[patent_app_number] => 17/160461
[patent_app_country] => US
[patent_app_date] => 2021-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6793
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17160461
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/160461 | Self test for safety logic | Jan 27, 2021 | Issued |
Array
(
[id] => 17803904
[patent_doc_number] => 11418221
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-16
[patent_title] => Method and polar code decoder for determining to-be-flipped bit position
[patent_app_type] => utility
[patent_app_number] => 17/156647
[patent_app_country] => US
[patent_app_date] => 2021-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3443
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17156647
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/156647 | Method and polar code decoder for determining to-be-flipped bit position | Jan 24, 2021 | Issued |
Array
(
[id] => 17589567
[patent_doc_number] => 11327840
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-05-10
[patent_title] => Multi-stage data recovery in a distributed storage network
[patent_app_type] => utility
[patent_app_number] => 17/248424
[patent_app_country] => US
[patent_app_date] => 2021-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 8509
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17248424
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/248424 | Multi-stage data recovery in a distributed storage network | Jan 24, 2021 | Issued |
Array
(
[id] => 18883857
[patent_doc_number] => 20240007226
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-04
[patent_title] => INTERLEAVER FOR CONSTELLATION SHAPING
[patent_app_type] => utility
[patent_app_number] => 18/253147
[patent_app_country] => US
[patent_app_date] => 2021-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22136
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18253147
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/253147 | Interleaver for constellation shaping | Jan 12, 2021 | Issued |
Array
(
[id] => 18828103
[patent_doc_number] => 11843396
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-12
[patent_title] => Decoding method and apparatus, network device, and storage method
[patent_app_type] => utility
[patent_app_number] => 17/789265
[patent_app_country] => US
[patent_app_date] => 2020-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 14328
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17789265
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/789265 | Decoding method and apparatus, network device, and storage method | Dec 27, 2020 | Issued |
Array
(
[id] => 16766156
[patent_doc_number] => 20210111738
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-15
[patent_title] => APPLICATION OF LOW-DENSITY PARITY-CHECK CODES WITH CODEWORD SEGMENTATION
[patent_app_type] => utility
[patent_app_number] => 17/130697
[patent_app_country] => US
[patent_app_date] => 2020-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14638
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17130697
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/130697 | Application of low-density parity-check codes with codeword segmentation | Dec 21, 2020 | Issued |
Array
(
[id] => 18030553
[patent_doc_number] => 11513740
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-29
[patent_title] => Apparatus, system, and method of byte addressable and block addressable storage and retrieval of data to and from non-volatile storage memory
[patent_app_type] => utility
[patent_app_number] => 17/126953
[patent_app_country] => US
[patent_app_date] => 2020-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3994
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17126953
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/126953 | Apparatus, system, and method of byte addressable and block addressable storage and retrieval of data to and from non-volatile storage memory | Dec 17, 2020 | Issued |
Array
(
[id] => 17572899
[patent_doc_number] => 11321168
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-03
[patent_title] => Error identification in executed code
[patent_app_type] => utility
[patent_app_number] => 17/119676
[patent_app_country] => US
[patent_app_date] => 2020-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 10608
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17119676
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/119676 | Error identification in executed code | Dec 10, 2020 | Issued |
Array
(
[id] => 19428882
[patent_doc_number] => 12088323
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-10
[patent_title] => Read-write method and apparatus for LEPS soft decoding estimation, and electronic device
[patent_app_type] => utility
[patent_app_number] => 18/254377
[patent_app_country] => US
[patent_app_date] => 2020-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 8666
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 408
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18254377
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/254377 | Read-write method and apparatus for LEPS soft decoding estimation, and electronic device | Nov 24, 2020 | Issued |
Array
(
[id] => 17069787
[patent_doc_number] => 20210272003
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-02
[patent_title] => Computing Platform with Heterogenous Quantum Processors
[patent_app_type] => utility
[patent_app_number] => 17/097955
[patent_app_country] => US
[patent_app_date] => 2020-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7531
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17097955
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/097955 | Computing platform with heterogenous quantum processors | Nov 12, 2020 | Issued |
Array
(
[id] => 16716544
[patent_doc_number] => 20210083691
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-18
[patent_title] => TURBO ENCODING METHOD, TURBO ENCODER AND UAV
[patent_app_type] => utility
[patent_app_number] => 17/096140
[patent_app_country] => US
[patent_app_date] => 2020-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6182
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17096140
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/096140 | TURBO ENCODING METHOD, TURBO ENCODER AND UAV | Nov 11, 2020 | Abandoned |
Array
(
[id] => 17196671
[patent_doc_number] => 11165446
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-11-02
[patent_title] => Parallel backtracking in Viterbi decoder
[patent_app_type] => utility
[patent_app_number] => 17/090540
[patent_app_country] => US
[patent_app_date] => 2020-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 10475
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17090540
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/090540 | Parallel backtracking in Viterbi decoder | Nov 4, 2020 | Issued |
Array
(
[id] => 18670612
[patent_doc_number] => 11777530
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-03
[patent_title] => Methods and apparatuses for generating optimized LDPC codes
[patent_app_type] => utility
[patent_app_number] => 17/754152
[patent_app_country] => US
[patent_app_date] => 2020-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 20945
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17754152
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/754152 | Methods and apparatuses for generating optimized LDPC codes | Nov 4, 2020 | Issued |
Array
(
[id] => 18048599
[patent_doc_number] => 11522561
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-06
[patent_title] => Transmitter and shortening method thereof
[patent_app_type] => utility
[patent_app_number] => 17/083636
[patent_app_country] => US
[patent_app_date] => 2020-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 28765
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 240
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17083636
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/083636 | Transmitter and shortening method thereof | Oct 28, 2020 | Issued |