![](/images/general/no_picture/200_user.png)
Joseph David Anthony
Examiner (ID: 8751, Phone: (571)272-1117 , Office: P/1761 )
Most Active Art Unit | 1761 |
Art Unit(s) | 1208, 1764, 2203, 1714, 1796, 1754, 1721, 1761 |
Total Applications | 2647 |
Issued Applications | 1818 |
Pending Applications | 259 |
Abandoned Applications | 570 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 6189389
[patent_doc_number] => 20110126058
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-26
[patent_title] => 'STORAGE CONTROLLER AND STORAGE CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/023150
[patent_app_country] => US
[patent_app_date] => 2011-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 13077
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0126/20110126058.pdf
[firstpage_image] =>[orig_patent_app_number] => 13023150
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/023150 | Storage controller and storage control method | Feb 7, 2011 | Issued |
Array
(
[id] => 9169867
[patent_doc_number] => 08595560
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-26
[patent_title] => 'Information processing apparatus and method'
[patent_app_type] => utility
[patent_app_number] => 12/929535
[patent_app_country] => US
[patent_app_date] => 2011-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 8276
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12929535
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/929535 | Information processing apparatus and method | Jan 30, 2011 | Issued |
Array
(
[id] => 6005370
[patent_doc_number] => 20110119167
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-19
[patent_title] => 'PROVIDING REMOVABLE STORAGE MANAGEMENT SERVICES USING REMOVABLE STORAGE ERROR INFORMATION'
[patent_app_type] => utility
[patent_app_number] => 13/015436
[patent_app_country] => US
[patent_app_date] => 2011-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5457
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0119/20110119167.pdf
[firstpage_image] =>[orig_patent_app_number] => 13015436
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/015436 | Providing removable storage management services using removable storage error information | Jan 26, 2011 | Issued |
Array
(
[id] => 9289399
[patent_doc_number] => 08645756
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-02-04
[patent_title] => 'Systems and methods for remotely troubleshooting a software problem occurring on a computing device'
[patent_app_type] => utility
[patent_app_number] => 13/009068
[patent_app_country] => US
[patent_app_date] => 2011-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4598
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13009068
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/009068 | Systems and methods for remotely troubleshooting a software problem occurring on a computing device | Jan 18, 2011 | Issued |
Array
(
[id] => 8303167
[patent_doc_number] => 20120185724
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-07-19
[patent_title] => 'PARITY-BASED VITAL PRODUCT DATA BACKUP'
[patent_app_type] => utility
[patent_app_number] => 13/008044
[patent_app_country] => US
[patent_app_date] => 2011-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4411
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13008044
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/008044 | Parity-based vital product data backup | Jan 17, 2011 | Issued |
Array
(
[id] => 9276021
[patent_doc_number] => 08639968
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-01-28
[patent_title] => 'Computing system reliability'
[patent_app_type] => utility
[patent_app_number] => 13/007741
[patent_app_country] => US
[patent_app_date] => 2011-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3352
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13007741
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/007741 | Computing system reliability | Jan 16, 2011 | Issued |
Array
(
[id] => 9029687
[patent_doc_number] => 08539284
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-17
[patent_title] => 'Application reliability and fault tolerant chip configurations'
[patent_app_type] => utility
[patent_app_number] => 13/006231
[patent_app_country] => US
[patent_app_date] => 2011-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4130
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13006231
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/006231 | Application reliability and fault tolerant chip configurations | Jan 12, 2011 | Issued |
Array
(
[id] => 6094130
[patent_doc_number] => 20110219273
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-08
[patent_title] => 'SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR TESTING AN ASPECT OF A USER INTERFACE DETERMINED FROM A DATABASE DEDICATED TO THE TESTING'
[patent_app_type] => utility
[patent_app_number] => 13/006377
[patent_app_country] => US
[patent_app_date] => 2011-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7972
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0219/20110219273.pdf
[firstpage_image] =>[orig_patent_app_number] => 13006377
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/006377 | System, method and computer program product for testing an aspect of a user interface determined from a database dedicated to the testing | Jan 12, 2011 | Issued |
Array
(
[id] => 9169862
[patent_doc_number] => 08595555
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-11-26
[patent_title] => 'Debugging an integrated circuit with an embedded processor'
[patent_app_type] => utility
[patent_app_number] => 13/005941
[patent_app_country] => US
[patent_app_date] => 2011-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 8656
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13005941
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/005941 | Debugging an integrated circuit with an embedded processor | Jan 12, 2011 | Issued |
Array
(
[id] => 6067579
[patent_doc_number] => 20110202800
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-18
[patent_title] => 'PROGNOSTIC ANALYSIS SYSTEM AND METHODS OF OPERATION'
[patent_app_type] => utility
[patent_app_number] => 13/005504
[patent_app_country] => US
[patent_app_date] => 2011-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6435
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0202/20110202800.pdf
[firstpage_image] =>[orig_patent_app_number] => 13005504
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/005504 | Prognostic analysis system and methods of operation | Jan 11, 2011 | Issued |
Array
(
[id] => 6117204
[patent_doc_number] => 20110191640
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-04
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/005156
[patent_app_country] => US
[patent_app_date] => 2011-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 6515
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0191/20110191640.pdf
[firstpage_image] =>[orig_patent_app_number] => 13005156
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/005156 | Semiconductor memory device | Jan 11, 2011 | Issued |
Array
(
[id] => 9062906
[patent_doc_number] => 08549360
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-01
[patent_title] => 'Early collection of diagnostic information'
[patent_app_type] => utility
[patent_app_number] => 12/986630
[patent_app_country] => US
[patent_app_date] => 2011-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4947
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12986630
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/986630 | Early collection of diagnostic information | Jan 6, 2011 | Issued |
Array
(
[id] => 5990760
[patent_doc_number] => 20110099430
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-04-28
[patent_title] => 'METHOD AND SYSTEM TO MONITOR A DIVERSE HETEROGENEOUS APPLICATION ENVIRONMENT'
[patent_app_type] => utility
[patent_app_number] => 12/986877
[patent_app_country] => US
[patent_app_date] => 2011-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 10966
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0099/20110099430.pdf
[firstpage_image] =>[orig_patent_app_number] => 12986877
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/986877 | Method and system to monitor a diverse heterogeneous application environment | Jan 6, 2011 | Issued |
Array
(
[id] => 8985166
[patent_doc_number] => 08516296
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-20
[patent_title] => 'Efficient architecture for interfacing redundant devices to a distributed control system'
[patent_app_type] => utility
[patent_app_number] => 12/983958
[patent_app_country] => US
[patent_app_date] => 2011-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4345
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12983958
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/983958 | Efficient architecture for interfacing redundant devices to a distributed control system | Jan 3, 2011 | Issued |
Array
(
[id] => 8868198
[patent_doc_number] => 20130151901
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-13
[patent_title] => 'High Volume Recording of Instrumentation Data Varying Instrumentation Volumes to Prevent Data Loss'
[patent_app_type] => utility
[patent_app_number] => 12/974619
[patent_app_country] => US
[patent_app_date] => 2010-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5297
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12974619
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/974619 | High volume recording of instrumentation data varying instrumentation volumes to prevent data loss | Dec 20, 2010 | Issued |
Array
(
[id] => 8242515
[patent_doc_number] => 20120151253
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-14
[patent_title] => 'SYSTEM AND METHOD FOR MAINTAINING A DATA REDUNDANCY SCHEME IN A SOLID STATE MEMORY IN THE EVENT OF A POWER LOSS'
[patent_app_type] => utility
[patent_app_number] => 12/967206
[patent_app_country] => US
[patent_app_date] => 2010-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2306
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12967206
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/967206 | System and method for maintaining a data redundancy scheme in a solid state memory in the event of a power loss | Dec 13, 2010 | Issued |
Array
(
[id] => 8242542
[patent_doc_number] => 20120151276
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-14
[patent_title] => 'Early Detection of Failing Computers'
[patent_app_type] => utility
[patent_app_number] => 12/965934
[patent_app_country] => US
[patent_app_date] => 2010-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5242
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12965934
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/965934 | Early detection of failing computers | Dec 12, 2010 | Issued |
Array
(
[id] => 8242543
[patent_doc_number] => 20120151278
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-14
[patent_title] => 'ADVANCED MANAGEMENT OF RUNTIME ERRORS'
[patent_app_type] => utility
[patent_app_number] => 12/965973
[patent_app_country] => US
[patent_app_date] => 2010-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 9916
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12965973
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/965973 | Advanced management of runtime errors | Dec 12, 2010 | Issued |
Array
(
[id] => 9235997
[patent_doc_number] => 08601313
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-12-03
[patent_title] => 'System and method for a data reliability scheme in a solid state memory'
[patent_app_type] => utility
[patent_app_number] => 12/966892
[patent_app_country] => US
[patent_app_date] => 2010-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 4160
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12966892
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/966892 | System and method for a data reliability scheme in a solid state memory | Dec 12, 2010 | Issued |
Array
(
[id] => 9555707
[patent_doc_number] => 08762779
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-24
[patent_title] => 'Multi-core processor with external instruction execution rate heartbeat'
[patent_app_type] => utility
[patent_app_number] => 12/964949
[patent_app_country] => US
[patent_app_date] => 2010-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 9258
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12964949
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/964949 | Multi-core processor with external instruction execution rate heartbeat | Dec 9, 2010 | Issued |