Joseph E. Palys

Array ( [id] => 3707515 [patent_doc_number] => 05596714 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-21 [patent_title] => 'Method for simultaneously testing multiple graphic user interface programs' [patent_app_type] => 1 [patent_app_number] => 8/396116 [patent_app_country] => US [patent_app_date] => 1995-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 7107 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/596/05596714.pdf [firstpage_image] =>[orig_patent_app_number] => 396116 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3857712 [patent_doc_number] => 05745671 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-28 [patent_title] => 'Data storage system with localized XOR function' [patent_app_type] => 1 [patent_app_number] => 8/396046 [patent_app_country] => US [patent_app_date] => 1995-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 7332 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/745/05745671.pdf [firstpage_image] =>[orig_patent_app_number] => 396046 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3588686 [patent_doc_number] => 05524209 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-04 [patent_title] => 'System and method for controlling the competition between processors, in an at-compatible multiprocessor array, to initialize a test sequence' [patent_app_type] => 1 [patent_app_number] => 8/396402 [patent_app_country] => US [patent_app_date] => 1995-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1513 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/524/05524209.pdf [firstpage_image] =>[orig_patent_app_number] => 396402 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3735543 [patent_doc_number] => 05701409 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-23 [patent_title] => 'Error generation circuit for testing a digital bus' [patent_app_type] => 1 [patent_app_number] => 8/392442 [patent_app_country] => US [patent_app_date] => 1995-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 17 [patent_no_of_words] => 8875 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/701/05701409.pdf [firstpage_image] =>[orig_patent_app_number] => 392442 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3728686 [patent_doc_number] => 05617426 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-01 [patent_title] => 'Clocking mechanism for delay, short path and stuck-at testing' [patent_app_type] => 1 [patent_app_number] => 8/393511 [patent_app_country] => US [patent_app_date] => 1995-02-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 6009 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 288 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/617/05617426.pdf [firstpage_image] =>[orig_patent_app_number] => 393511 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3467033 [patent_doc_number] => 05452444 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-19 [patent_title] => 'Data processing system using fligh availability disk arrays for handling power failure conditions during operation of the system' [patent_app_type] => 1 [patent_app_number] => 8/390228 [patent_app_country] => US [patent_app_date] => 1995-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 3979 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 250 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/452/05452444.pdf [firstpage_image] =>[orig_patent_app_number] => 390228 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3505056 [patent_doc_number] => 05537534 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-16 [patent_title] => 'Disk array having redundant storage and methods for incrementally generating redundancy as data is written to the disk array' [patent_app_type] => 1 [patent_app_number] => 8/386582 [patent_app_country] => US [patent_app_date] => 1995-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 8377 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 210 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/537/05537534.pdf [firstpage_image] =>[orig_patent_app_number] => 386582 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3536961 [patent_doc_number] => 05504858 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-02 [patent_title] => 'Method and apparatus for preserving data integrity in a multiple disk raid organized storage system' [patent_app_type] => 1 [patent_app_number] => 8/385227 [patent_app_country] => US [patent_app_date] => 1995-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 8131 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 499 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/504/05504858.pdf [firstpage_image] =>[orig_patent_app_number] => 385227 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3563870 [patent_doc_number] => 05572668 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-05 [patent_title] => 'Method and apparatus for universal national language support program testing' [patent_app_type] => 1 [patent_app_number] => 8/385192 [patent_app_country] => US [patent_app_date] => 1995-02-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 5871 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/572/05572668.pdf [firstpage_image] =>[orig_patent_app_number] => 385192 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3707359 [patent_doc_number] => 05596707 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-21 [patent_title] => 'Information processing system having backup/recovery facilities' [patent_app_type] => 1 [patent_app_number] => 8/384230 [patent_app_country] => US [patent_app_date] => 1995-02-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3839 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 332 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/596/05596707.pdf [firstpage_image] =>[orig_patent_app_number] => 384230 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3567087 [patent_doc_number] => 05544179 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-06 [patent_title] => 'Mis-synchronization detection system using a combined error correcting and cycle identifier code' [patent_app_type] => 1 [patent_app_number] => 8/382953 [patent_app_country] => US [patent_app_date] => 1995-02-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2923 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/544/05544179.pdf [firstpage_image] =>[orig_patent_app_number] => 382953 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3503020 [patent_doc_number] => 05561763 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-01 [patent_title] => 'Method and apparatus for testing an application in a client/server database system using pseudo-database server and debugger processes' [patent_app_type] => 1 [patent_app_number] => 8/381071 [patent_app_country] => US [patent_app_date] => 1995-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 12435 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/561/05561763.pdf [firstpage_image] =>[orig_patent_app_number] => 381071 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3825647 [patent_doc_number] => 05832203 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-03 [patent_title] => 'Method for providing recovery from a failure in a system utilizing distributed audit' [patent_app_type] => 1 [patent_app_number] => 8/377381 [patent_app_country] => US [patent_app_date] => 1995-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3467 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 648 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/832/05832203.pdf [firstpage_image] =>[orig_patent_app_number] => 377381 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3599764 [patent_doc_number] => 05553238 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-03 [patent_title] => 'Powerfail durable NVRAM testing' [patent_app_type] => 1 [patent_app_number] => 8/376322 [patent_app_country] => US [patent_app_date] => 1995-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3238 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 285 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/553/05553238.pdf [firstpage_image] =>[orig_patent_app_number] => 376322 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3750452 [patent_doc_number] => 05699507 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-16 [patent_title] => 'Method of identifying similarities in code segments' [patent_app_type] => 1 [patent_app_number] => 8/373342 [patent_app_country] => US [patent_app_date] => 1995-01-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 7491 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/699/05699507.pdf [firstpage_image] =>[orig_patent_app_number] => 373342 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3635100 [patent_doc_number] => 05613064 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-18 [patent_title] => 'Output network for a fault tolerant control system' [patent_app_type] => 1 [patent_app_number] => 8/372181 [patent_app_country] => US [patent_app_date] => 1995-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3078 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/613/05613064.pdf [firstpage_image] =>[orig_patent_app_number] => 372181 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3674825 [patent_doc_number] => 05598423 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-28 [patent_title] => 'Very low jitter clock recovery from serial audio data' [patent_app_type] => 1 [patent_app_number] => 8/367833 [patent_app_country] => US [patent_app_date] => 1995-01-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1419 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/598/05598423.pdf [firstpage_image] =>[orig_patent_app_number] => 367833 [rel_patent_id] =>[rel_patent_doc_number] =>)