
Joseph J. Lauture
Examiner (ID: 6828, Phone: (571)272-1805 , Office: P/2845 )
| Most Active Art Unit | 2845 |
| Art Unit(s) | 2845, 2819 |
| Total Applications | 2182 |
| Issued Applications | 2047 |
| Pending Applications | 95 |
| Abandoned Applications | 60 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20365856
[patent_doc_number] => 20250355668
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-20
[patent_title] => TECHNIQUES FOR HIGH-SPEED DECODING OF VARIABLE LENGTH INTEGERS
[patent_app_type] => utility
[patent_app_number] => 18/667622
[patent_app_country] => US
[patent_app_date] => 2024-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1723
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18667622
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/667622 | TECHNIQUES FOR HIGH-SPEED DECODING OF VARIABLE LENGTH INTEGERS | May 16, 2024 | Pending |
Array
(
[id] => 20483096
[patent_doc_number] => 12531573
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-20
[patent_title] => Signal processing apparatus, signal processing method, and recording medium
[patent_app_type] => utility
[patent_app_number] => 18/658328
[patent_app_country] => US
[patent_app_date] => 2024-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 5797
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18658328
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/658328 | Signal processing apparatus, signal processing method, and recording medium | May 7, 2024 | Issued |
Array
(
[id] => 19407990
[patent_doc_number] => 20240291501
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => FINITE IMPULSE RESPONSE INPUT DIGITAL-TO-ANALOG CONVERTER
[patent_app_type] => utility
[patent_app_number] => 18/654911
[patent_app_country] => US
[patent_app_date] => 2024-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4312
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18654911
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/654911 | Finite impulse response input digital-to-analog converter | May 2, 2024 | Issued |
Array
(
[id] => 20325340
[patent_doc_number] => 20250337428
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-30
[patent_title] => Low-Voltage Reference Buffer with Wide Output Voltage and Current Range
[patent_app_type] => utility
[patent_app_number] => 18/649942
[patent_app_country] => US
[patent_app_date] => 2024-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18649942
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/649942 | Low-voltage reference buffer with wide output voltage and current range | Apr 28, 2024 | Issued |
Array
(
[id] => 20376177
[patent_doc_number] => 12483626
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-25
[patent_title] => Sensor system
[patent_app_type] => utility
[patent_app_number] => 18/645544
[patent_app_country] => US
[patent_app_date] => 2024-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 22
[patent_no_of_words] => 4747
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18645544
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/645544 | Sensor system | Apr 24, 2024 | Issued |
Array
(
[id] => 19573765
[patent_doc_number] => 20240378057
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-14
[patent_title] => DATA PADDING METHOD AND APPARATUS
[patent_app_type] => utility
[patent_app_number] => 18/633517
[patent_app_country] => US
[patent_app_date] => 2024-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6203
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18633517
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/633517 | Data padding method and apparatus | Apr 11, 2024 | Issued |
Array
(
[id] => 20292026
[patent_doc_number] => 20250317269
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-09
[patent_title] => SERDES LANE CONTROL BONDING SYSTEMS AND METHODS
[patent_app_type] => utility
[patent_app_number] => 18/627380
[patent_app_country] => US
[patent_app_date] => 2024-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1871
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18627380
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/627380 | Serdes lane control bonding systems and methods | Apr 3, 2024 | Issued |
Array
(
[id] => 19436809
[patent_doc_number] => 20240305307
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-12
[patent_title] => COMPARATOR CIRCUIT WITH SPEED CONTROL ELEMENT
[patent_app_type] => utility
[patent_app_number] => 18/624975
[patent_app_country] => US
[patent_app_date] => 2024-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2771
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18624975
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/624975 | Comparator circuit with speed control element | Apr 1, 2024 | Issued |
Array
(
[id] => 19349751
[patent_doc_number] => 20240258715
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => HIGH PERFORMANCE FOLDED DIPOLE FOR MULTIBAND ANTENNAS
[patent_app_type] => utility
[patent_app_number] => 18/624580
[patent_app_country] => US
[patent_app_date] => 2024-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3546
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18624580
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/624580 | High performance folded dipole for multiband antennas | Apr 1, 2024 | Issued |
Array
(
[id] => 20284671
[patent_doc_number] => 20250309913
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-02
[patent_title] => LINEARIZATION OF DELAY DOMAIN ANALOG-TO-DIGITAL CONVERTERS
[patent_app_type] => utility
[patent_app_number] => 18/619537
[patent_app_country] => US
[patent_app_date] => 2024-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5696
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18619537
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/619537 | Linearization of delay domain analog-to-digital converters | Mar 27, 2024 | Issued |
Array
(
[id] => 20404811
[patent_doc_number] => 12494795
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-09
[patent_title] => Communication device and operating method
[patent_app_type] => utility
[patent_app_number] => 18/611022
[patent_app_country] => US
[patent_app_date] => 2024-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 17
[patent_no_of_words] => 2425
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18611022
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/611022 | Communication device and operating method | Mar 19, 2024 | Issued |
Array
(
[id] => 19283981
[patent_doc_number] => 20240220457
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => METHOD OF COMPRESSING AND DECOMPRESSING A FILE VIA CELLULAR AUTOMATA PRE-PROCESSING
[patent_app_type] => utility
[patent_app_number] => 18/608320
[patent_app_country] => US
[patent_app_date] => 2024-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6878
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18608320
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/608320 | Method of compressing and decompressing a file via cellular automata pre-processing | Mar 17, 2024 | Issued |
Array
(
[id] => 19385540
[patent_doc_number] => 20240275410
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => DISTRIBUTED CONVERSION OF DIGITAL DATA TO RADIO FREQUENCY
[patent_app_type] => utility
[patent_app_number] => 18/606322
[patent_app_country] => US
[patent_app_date] => 2024-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12731
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -35
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18606322
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/606322 | Distributed conversion of digital data to radio frequency | Mar 14, 2024 | Issued |
Array
(
[id] => 20581791
[patent_doc_number] => 12574049
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-10
[patent_title] => Audio D/A converter
[patent_app_type] => utility
[patent_app_number] => 18/606487
[patent_app_country] => US
[patent_app_date] => 2024-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 0
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 263
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18606487
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/606487 | Audio D/A converter | Mar 14, 2024 | Issued |
Array
(
[id] => 19911183
[patent_doc_number] => 12287390
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-29
[patent_title] => Hybrid digital and analog signal generation systems and methods
[patent_app_type] => utility
[patent_app_number] => 18/601300
[patent_app_country] => US
[patent_app_date] => 2024-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 28
[patent_no_of_words] => 5159
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18601300
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/601300 | Hybrid digital and analog signal generation systems and methods | Mar 10, 2024 | Issued |
Array
(
[id] => 19713437
[patent_doc_number] => 20250023579
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-16
[patent_title] => DATA COMPRESSION IN A DATA TRANSFORM ACCELERATOR
[patent_app_type] => utility
[patent_app_number] => 18/596549
[patent_app_country] => US
[patent_app_date] => 2024-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9090
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18596549
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/596549 | Data compression in a data transform accelerator | Mar 4, 2024 | Issued |
Array
(
[id] => 20718676
[patent_doc_number] => 12633939
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-05-19
[patent_title] => Methods, systems, and apparatuses for calibrating resistor-capacitor (RC) circuits
[patent_app_type] => utility
[patent_app_number] => 18/592210
[patent_app_country] => US
[patent_app_date] => 2024-02-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 11281
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18592210
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/592210 | Methods, systems, and apparatuses for calibrating resistor-capacitor (RC) circuits | Feb 28, 2024 | Issued |
Array
(
[id] => 20197428
[patent_doc_number] => 20250274138
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-28
[patent_title] => SWITCH REGULATOR
[patent_app_type] => utility
[patent_app_number] => 18/589612
[patent_app_country] => US
[patent_app_date] => 2024-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18589612
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/589612 | SWITCH REGULATOR | Feb 27, 2024 | Pending |
Array
(
[id] => 19407887
[patent_doc_number] => 20240291398
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => MICRO-APPLICATION PROCESSOR ARCHITECTURE
[patent_app_type] => utility
[patent_app_number] => 18/585090
[patent_app_country] => US
[patent_app_date] => 2024-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2973
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18585090
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/585090 | MICRO-APPLICATION PROCESSOR ARCHITECTURE | Feb 22, 2024 | Pending |
Array
(
[id] => 19485251
[patent_doc_number] => 20240333293
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => ANALOG-DIGITAL CONVERTER AND METHOD
[patent_app_type] => utility
[patent_app_number] => 18/585766
[patent_app_country] => US
[patent_app_date] => 2024-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7474
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18585766
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/585766 | Analog-digital converter and method | Feb 22, 2024 | Issued |