
Joshua E. Rodden
Examiner (ID: 11866)
| Most Active Art Unit | 3649 |
| Art Unit(s) | 3637, 3631, 3649, 3642 |
| Total Applications | 1272 |
| Issued Applications | 718 |
| Pending Applications | 98 |
| Abandoned Applications | 472 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6746612
[patent_doc_number] => 20030023795
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-30
[patent_title] => 'Multi-protocol field device and communication method'
[patent_app_type] => new
[patent_app_number] => 09/918258
[patent_app_country] => US
[patent_app_date] => 2001-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6002
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0023/20030023795.pdf
[firstpage_image] =>[orig_patent_app_number] => 09918258
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/918258 | Multi-protocol field device and communication method | Jul 29, 2001 | Issued |
Array
(
[id] => 6746618
[patent_doc_number] => 20030023801
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-30
[patent_title] => 'System for removing and replacing core I/O hardware in an operational computer system'
[patent_app_type] => new
[patent_app_number] => 09/916752
[patent_app_country] => US
[patent_app_date] => 2001-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3014
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0023/20030023801.pdf
[firstpage_image] =>[orig_patent_app_number] => 09916752
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/916752 | System for removing and replacing core I/O hardware in an operational computer system | Jul 25, 2001 | Issued |
Array
(
[id] => 1428808
[patent_doc_number] => 06513081
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-01-28
[patent_title] => 'Memory device which receives an external reference voltage signal'
[patent_app_type] => B2
[patent_app_number] => 09/916493
[patent_app_country] => US
[patent_app_date] => 2001-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 15245
[patent_no_of_claims] => 57
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/513/06513081.pdf
[firstpage_image] =>[orig_patent_app_number] => 09916493
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/916493 | Memory device which receives an external reference voltage signal | Jul 25, 2001 | Issued |
Array
(
[id] => 6688608
[patent_doc_number] => 20030032333
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-13
[patent_title] => 'Universal storage interface bus'
[patent_app_type] => new
[patent_app_number] => 09/911450
[patent_app_country] => US
[patent_app_date] => 2001-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2480
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0032/20030032333.pdf
[firstpage_image] =>[orig_patent_app_number] => 09911450
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/911450 | Universal storage interface bus | Jul 24, 2001 | Issued |
Array
(
[id] => 6746620
[patent_doc_number] => 20030023803
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-30
[patent_title] => 'Bus bridge circuit including audio logic and an addressable register for storing an address bit used when the audio logic accesses digital data, and method for initializing a chip set including the bus bridge circuit'
[patent_app_type] => new
[patent_app_number] => 09/912745
[patent_app_country] => US
[patent_app_date] => 2001-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3584
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0023/20030023803.pdf
[firstpage_image] =>[orig_patent_app_number] => 09912745
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/912745 | Bus bridge circuit including audio logic and an addressable register for storing an address bit used when the audio logic accesses digital data, and method for initializing a chip set including the bus bridge circuit | Jul 23, 2001 | Abandoned |
Array
(
[id] => 6294233
[patent_doc_number] => 20020056016
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-09
[patent_title] => 'Apparatus and method for topography dependent signaling'
[patent_app_type] => new
[patent_app_number] => 09/910217
[patent_app_country] => US
[patent_app_date] => 2001-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 12587
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0056/20020056016.pdf
[firstpage_image] =>[orig_patent_app_number] => 09910217
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/910217 | Apparatus and method for topography dependent signaling | Jul 18, 2001 | Issued |
Array
(
[id] => 950041
[patent_doc_number] => 06963947
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-11-08
[patent_title] => 'Driver supporting bridge method and apparatus'
[patent_app_type] => utility
[patent_app_number] => 09/908255
[patent_app_country] => US
[patent_app_date] => 2001-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 4640
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/963/06963947.pdf
[firstpage_image] =>[orig_patent_app_number] => 09908255
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/908255 | Driver supporting bridge method and apparatus | Jul 17, 2001 | Issued |
Array
(
[id] => 6775485
[patent_doc_number] => 20030018823
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-23
[patent_title] => 'Network enabled low-cost smart microdevice'
[patent_app_type] => new
[patent_app_number] => 09/682094
[patent_app_country] => US
[patent_app_date] => 2001-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3944
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 29
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0018/20030018823.pdf
[firstpage_image] =>[orig_patent_app_number] => 09682094
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/682094 | Network enabled low-cost smart microdevice | Jul 17, 2001 | Abandoned |
Array
(
[id] => 581540
[patent_doc_number] => 07162554
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-01-09
[patent_title] => 'Method and apparatus for configuring a peripheral bus'
[patent_app_type] => utility
[patent_app_number] => 09/904373
[patent_app_country] => US
[patent_app_date] => 2001-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 6434
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/162/07162554.pdf
[firstpage_image] =>[orig_patent_app_number] => 09904373
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/904373 | Method and apparatus for configuring a peripheral bus | Jul 10, 2001 | Issued |
Array
(
[id] => 6211525
[patent_doc_number] => 20020073265
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-06-13
[patent_title] => 'System and method for efficiently implementing an electronic device architecture'
[patent_app_type] => new
[patent_app_number] => 09/899436
[patent_app_country] => US
[patent_app_date] => 2001-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4727
[patent_no_of_claims] => 43
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0073/20020073265.pdf
[firstpage_image] =>[orig_patent_app_number] => 09899436
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/899436 | System and method for efficiently implementing an electronic device architecture | Jul 4, 2001 | Issued |
Array
(
[id] => 1225463
[patent_doc_number] => 06704821
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-03-09
[patent_title] => 'Arbitration method and circuit architecture therefore'
[patent_app_type] => B2
[patent_app_number] => 09/898528
[patent_app_country] => US
[patent_app_date] => 2001-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3934
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/704/06704821.pdf
[firstpage_image] =>[orig_patent_app_number] => 09898528
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/898528 | Arbitration method and circuit architecture therefore | Jul 2, 2001 | Issued |
Array
(
[id] => 6245309
[patent_doc_number] => 20020046309
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-04-18
[patent_title] => 'Method for addressing network components'
[patent_app_type] => new
[patent_app_number] => 09/881044
[patent_app_country] => US
[patent_app_date] => 2001-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5549
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0046/20020046309.pdf
[firstpage_image] =>[orig_patent_app_number] => 09881044
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/881044 | Method for addressing network components | Jun 14, 2001 | Issued |
Array
(
[id] => 1296989
[patent_doc_number] => 06633939
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-10-14
[patent_title] => 'Variable-priority arbitration method and respective system'
[patent_app_type] => B2
[patent_app_number] => 09/882358
[patent_app_country] => US
[patent_app_date] => 2001-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2585
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/633/06633939.pdf
[firstpage_image] =>[orig_patent_app_number] => 09882358
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/882358 | Variable-priority arbitration method and respective system | Jun 14, 2001 | Issued |
Array
(
[id] => 6922101
[patent_doc_number] => 20010029561
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-10-11
[patent_title] => 'Apparatus for extending the available number of configuration registers'
[patent_app_type] => new
[patent_app_number] => 09/878616
[patent_app_country] => US
[patent_app_date] => 2001-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2825
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0029/20010029561.pdf
[firstpage_image] =>[orig_patent_app_number] => 09878616
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/878616 | Apparatus for extending the available number of configuration registers | Jun 11, 2001 | Issued |
Array
(
[id] => 6265286
[patent_doc_number] => 20020188789
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-12
[patent_title] => 'Wireless modem device'
[patent_app_type] => new
[patent_app_number] => 09/880542
[patent_app_country] => US
[patent_app_date] => 2001-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5015
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0188/20020188789.pdf
[firstpage_image] =>[orig_patent_app_number] => 09880542
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/880542 | Wireless modem device | Jun 10, 2001 | Abandoned |
Array
(
[id] => 6460247
[patent_doc_number] => 20020178313
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-28
[patent_title] => 'Using software interrupts to manage communication between data processors'
[patent_app_type] => new
[patent_app_number] => 09/877320
[patent_app_country] => US
[patent_app_date] => 2001-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9353
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0178/20020178313.pdf
[firstpage_image] =>[orig_patent_app_number] => 09877320
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/877320 | Using software interrupts to manage communication between data processors | Jun 7, 2001 | Abandoned |
Array
(
[id] => 7080063
[patent_doc_number] => 20010042150
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-11-15
[patent_title] => 'Universal docking station'
[patent_app_type] => new
[patent_app_number] => 09/877562
[patent_app_country] => US
[patent_app_date] => 2001-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7245
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0042/20010042150.pdf
[firstpage_image] =>[orig_patent_app_number] => 09877562
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/877562 | Universal docking station | Jun 7, 2001 | Abandoned |
Array
(
[id] => 6424604
[patent_doc_number] => 20020184429
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-05
[patent_title] => 'Interface for USB host controller and root hub'
[patent_app_type] => new
[patent_app_number] => 09/873617
[patent_app_country] => US
[patent_app_date] => 2001-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2635
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0184/20020184429.pdf
[firstpage_image] =>[orig_patent_app_number] => 09873617
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/873617 | Interface for USB host controller and root hub | Jun 3, 2001 | Issued |
Array
(
[id] => 1129536
[patent_doc_number] => 06795882
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-09-21
[patent_title] => 'High speed asynchronous bus for an integrated circuit'
[patent_app_type] => B1
[patent_app_number] => 09/873735
[patent_app_country] => US
[patent_app_date] => 2001-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3970
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/795/06795882.pdf
[firstpage_image] =>[orig_patent_app_number] => 09873735
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/873735 | High speed asynchronous bus for an integrated circuit | Jun 3, 2001 | Issued |
Array
(
[id] => 1143417
[patent_doc_number] => 06785758
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-08-31
[patent_title] => 'System and method for machine specific register addressing in a split transactional unidirectional bus architecture'
[patent_app_type] => B1
[patent_app_number] => 09/872518
[patent_app_country] => US
[patent_app_date] => 2001-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 7879
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/785/06785758.pdf
[firstpage_image] =>[orig_patent_app_number] => 09872518
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/872518 | System and method for machine specific register addressing in a split transactional unidirectional bus architecture | May 31, 2001 | Issued |