
J. R. Dean
Examiner (ID: 18699)
| Most Active Art Unit | 2647 |
| Art Unit(s) | 2617, 2647, 2645 |
| Total Applications | 860 |
| Issued Applications | 728 |
| Pending Applications | 61 |
| Abandoned Applications | 95 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5003171
[patent_doc_number] => 20070200738
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-30
[patent_title] => 'Efficient multiplication-free computation for signal and data processing'
[patent_app_type] => utility
[patent_app_number] => 11/545965
[patent_app_country] => US
[patent_app_date] => 2006-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9927
[patent_no_of_claims] => 49
[patent_no_of_ind_claims] => 13
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0200/20070200738.pdf
[firstpage_image] =>[orig_patent_app_number] => 11545965
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/545965 | Efficient multiplication-free computation for signal and data processing | Oct 9, 2006 | Abandoned |
Array
(
[id] => 4981008
[patent_doc_number] => 20070085565
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-04-19
[patent_title] => 'Dedicated Logic Cells Employing Configurable Logic and Dedicated Logic Functions'
[patent_app_type] => utility
[patent_app_number] => 11/539799
[patent_app_country] => US
[patent_app_date] => 2006-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 8816
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0085/20070085565.pdf
[firstpage_image] =>[orig_patent_app_number] => 11539799
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/539799 | Dedicated logic cells employing configurable logic and dedicated logic functions | Oct 8, 2006 | Issued |
Array
(
[id] => 5012453
[patent_doc_number] => 20070282932
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-06
[patent_title] => 'Bus inverting code generating apparatus and method of generating bus inverting code using the same'
[patent_app_type] => utility
[patent_app_number] => 11/543953
[patent_app_country] => US
[patent_app_date] => 2006-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4923
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0282/20070282932.pdf
[firstpage_image] =>[orig_patent_app_number] => 11543953
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/543953 | Bus inverting code generating apparatus and method of generating bus inverting code using the same | Oct 5, 2006 | Abandoned |
| 11/537000 | MULTISTAGE MEDIAN CASCADED CANCELLER | Sep 28, 2006 | Abandoned |
Array
(
[id] => 5105958
[patent_doc_number] => 20070064834
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-22
[patent_title] => 'DIRECT DIGITAL SYNTHESIZER, DIRECT DIGITAL SYNTHESIZER FOR TRANSMISSION AND DETECTION, AND MRI APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 11/532686
[patent_app_country] => US
[patent_app_date] => 2006-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8313
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0064/20070064834.pdf
[firstpage_image] =>[orig_patent_app_number] => 11532686
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/532686 | Direct digital synthesizer, direct digital synthesizer for transmission and detection, and MRI apparatus | Sep 17, 2006 | Issued |
Array
(
[id] => 5195099
[patent_doc_number] => 20070083584
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-04-12
[patent_title] => 'INTEGRATED MULTIPLY AND DIVIDE CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 11/531074
[patent_app_country] => US
[patent_app_date] => 2006-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 7874
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0083/20070083584.pdf
[firstpage_image] =>[orig_patent_app_number] => 11531074
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/531074 | Integrated multiply and divide circuit | Sep 11, 2006 | Issued |
Array
(
[id] => 5108819
[patent_doc_number] => 20070067697
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-22
[patent_title] => 'Method and controller for processing data multiplication in RAID system'
[patent_app_type] => utility
[patent_app_number] => 11/513385
[patent_app_country] => US
[patent_app_date] => 2006-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8609
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0067/20070067697.pdf
[firstpage_image] =>[orig_patent_app_number] => 11513385
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/513385 | Method and controller for processing data multiplication in RAID system | Aug 30, 2006 | Issued |
Array
(
[id] => 5147416
[patent_doc_number] => 20070047470
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-01
[patent_title] => 'Algorithm for searching graphs and device for searching graphs using it'
[patent_app_type] => utility
[patent_app_number] => 11/511446
[patent_app_country] => US
[patent_app_date] => 2006-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2916
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0047/20070047470.pdf
[firstpage_image] =>[orig_patent_app_number] => 11511446
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/511446 | Algorithm for searching graphs and device for searching graphs using it | Aug 28, 2006 | Abandoned |
Array
(
[id] => 5147569
[patent_doc_number] => 20070047623
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-01
[patent_title] => 'Method and apparatus for generating a pseudorandom binary sequence using a linear feedback shift register'
[patent_app_type] => utility
[patent_app_number] => 11/511505
[patent_app_country] => US
[patent_app_date] => 2006-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 10031
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0047/20070047623.pdf
[firstpage_image] =>[orig_patent_app_number] => 11511505
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/511505 | Method and apparatus for generating a pseudorandom binary sequence using a linear feedback shift register | Aug 28, 2006 | Abandoned |
Array
(
[id] => 5195102
[patent_doc_number] => 20070083587
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-04-12
[patent_title] => 'Apparatus and method for calculating square root'
[patent_app_type] => utility
[patent_app_number] => 11/495632
[patent_app_country] => US
[patent_app_date] => 2006-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4787
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0083/20070083587.pdf
[firstpage_image] =>[orig_patent_app_number] => 11495632
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/495632 | Apparatus and method for calculating square root | Jul 30, 2006 | Abandoned |
Array
(
[id] => 5001167
[patent_doc_number] => 20070043801
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-02-22
[patent_title] => 'Performing rounding in an arithmetic operation'
[patent_app_type] => utility
[patent_app_number] => 11/479933
[patent_app_country] => US
[patent_app_date] => 2006-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6044
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0043/20070043801.pdf
[firstpage_image] =>[orig_patent_app_number] => 11479933
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/479933 | Performing rounding in an arithmetic operation | Jun 29, 2006 | Issued |
Array
(
[id] => 8594643
[patent_doc_number] => 08352526
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-01-08
[patent_title] => 'Direct digital synthesis with reduced jitter'
[patent_app_type] => utility
[patent_app_number] => 11/454357
[patent_app_country] => US
[patent_app_date] => 2006-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 2910
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11454357
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/454357 | Direct digital synthesis with reduced jitter | Jun 15, 2006 | Issued |
Array
(
[id] => 5015433
[patent_doc_number] => 20070258641
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-08
[patent_title] => 'High dynamic range data format conversions for digital media'
[patent_app_type] => utility
[patent_app_number] => 11/418627
[patent_app_country] => US
[patent_app_date] => 2006-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10289
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0258/20070258641.pdf
[firstpage_image] =>[orig_patent_app_number] => 11418627
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/418627 | High dynamic range data format conversions for digital media | May 4, 2006 | Issued |
Array
(
[id] => 5836303
[patent_doc_number] => 20060248135
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-02
[patent_title] => 'Fast fourier transform twiddle multiplication'
[patent_app_type] => utility
[patent_app_number] => 11/373433
[patent_app_country] => US
[patent_app_date] => 2006-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 13479
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0248/20060248135.pdf
[firstpage_image] =>[orig_patent_app_number] => 11373433
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/373433 | Fast Fourier transform twiddle multiplication | Mar 9, 2006 | Issued |
Array
(
[id] => 5150382
[patent_doc_number] => 20070050442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-01
[patent_title] => 'Method, apparatus, and program for modular arithmetic'
[patent_app_type] => utility
[patent_app_number] => 11/365665
[patent_app_country] => US
[patent_app_date] => 2006-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6011
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0050/20070050442.pdf
[firstpage_image] =>[orig_patent_app_number] => 11365665
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/365665 | Method, apparatus, and program for modular arithmetic | Mar 1, 2006 | Abandoned |
Array
(
[id] => 5852733
[patent_doc_number] => 20060235924
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-19
[patent_title] => 'Electronic circuit'
[patent_app_type] => utility
[patent_app_number] => 11/364915
[patent_app_country] => US
[patent_app_date] => 2006-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5562
[patent_no_of_claims] => 48
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0235/20060235924.pdf
[firstpage_image] =>[orig_patent_app_number] => 11364915
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/364915 | Adder with reduced capacitance | Feb 28, 2006 | Issued |
Array
(
[id] => 7982265
[patent_doc_number] => 08073890
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-12-06
[patent_title] => 'Continuous high-frequency event filter'
[patent_app_type] => utility
[patent_app_number] => 11/360093
[patent_app_country] => US
[patent_app_date] => 2006-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 7543
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/073/08073890.pdf
[firstpage_image] =>[orig_patent_app_number] => 11360093
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/360093 | Continuous high-frequency event filter | Feb 21, 2006 | Issued |
Array
(
[id] => 7510021
[patent_doc_number] => 08037119
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-10-11
[patent_title] => 'Multipurpose functional unit with single-precision and double-precision operations'
[patent_app_type] => utility
[patent_app_number] => 11/359353
[patent_app_country] => US
[patent_app_date] => 2006-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 20
[patent_no_of_words] => 21980
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 377
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/037/08037119.pdf
[firstpage_image] =>[orig_patent_app_number] => 11359353
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/359353 | Multipurpose functional unit with single-precision and double-precision operations | Feb 20, 2006 | Issued |
Array
(
[id] => 5071289
[patent_doc_number] => 20070192391
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-16
[patent_title] => 'Direct digital synthesis radar timing system'
[patent_app_type] => utility
[patent_app_number] => 11/351924
[patent_app_country] => US
[patent_app_date] => 2006-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4204
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0192/20070192391.pdf
[firstpage_image] =>[orig_patent_app_number] => 11351924
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/351924 | Direct digital synthesis radar timing system | Feb 9, 2006 | Abandoned |
Array
(
[id] => 8561742
[patent_doc_number] => 08335810
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-12-18
[patent_title] => 'Register-based shifts for a unidirectional rotator'
[patent_app_type] => utility
[patent_app_number] => 11/343764
[patent_app_country] => US
[patent_app_date] => 2006-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3369
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 252
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11343764
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/343764 | Register-based shifts for a unidirectional rotator | Jan 30, 2006 | Issued |