
J. R. Tillman
Examiner (ID: 6908)
| Most Active Art Unit | 3641 |
| Art Unit(s) | 3641 |
| Total Applications | 1826 |
| Issued Applications | 1434 |
| Pending Applications | 115 |
| Abandoned Applications | 311 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13878923
[patent_doc_number] => 20190035802
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-31
[patent_title] => THREE DIMENSIONAL MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/664026
[patent_app_country] => US
[patent_app_date] => 2017-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5561
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15664026
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/664026 | Three dimensional memory device with etch-stop structure | Jul 30, 2017 | Issued |
Array
(
[id] => 12535275
[patent_doc_number] => 10008618
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-26
[patent_title] => Liftoff process for exfoliation of thin film photovoltaic devices and back contact formation
[patent_app_type] => utility
[patent_app_number] => 15/658790
[patent_app_country] => US
[patent_app_date] => 2017-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5035
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15658790
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/658790 | Liftoff process for exfoliation of thin film photovoltaic devices and back contact formation | Jul 24, 2017 | Issued |
Array
(
[id] => 15170059
[patent_doc_number] => 10490534
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-26
[patent_title] => Display device with LED pixels
[patent_app_type] => utility
[patent_app_number] => 15/599472
[patent_app_country] => US
[patent_app_date] => 2017-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 34
[patent_no_of_words] => 6532
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 26
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15599472
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/599472 | Display device with LED pixels | May 18, 2017 | Issued |
Array
(
[id] => 12717013
[patent_doc_number] => 20180130837
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-10
[patent_title] => IMAGE SENSOR
[patent_app_type] => utility
[patent_app_number] => 15/599607
[patent_app_country] => US
[patent_app_date] => 2017-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12337
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15599607
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/599607 | Image sensor with reduced fixed pattern noise | May 18, 2017 | Issued |
Array
(
[id] => 13228899
[patent_doc_number] => 10128232
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-13
[patent_title] => Heterojunction field effect transistor device with serially connected enhancement mode and depletion mode gate regions
[patent_app_type] => utility
[patent_app_number] => 15/599984
[patent_app_country] => US
[patent_app_date] => 2017-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 8368
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15599984
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/599984 | Heterojunction field effect transistor device with serially connected enhancement mode and depletion mode gate regions | May 18, 2017 | Issued |
Array
(
[id] => 15108775
[patent_doc_number] => 10475718
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-12
[patent_title] => Semiconductor device package comprising a dielectric layer with built-in inductor
[patent_app_type] => utility
[patent_app_number] => 15/599379
[patent_app_country] => US
[patent_app_date] => 2017-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 7902
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15599379
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/599379 | Semiconductor device package comprising a dielectric layer with built-in inductor | May 17, 2017 | Issued |
Array
(
[id] => 12896491
[patent_doc_number] => 20180190672
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-05
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/590030
[patent_app_country] => US
[patent_app_date] => 2017-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7783
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15590030
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/590030 | DISPLAY DEVICE | May 8, 2017 | Abandoned |
Array
(
[id] => 14064069
[patent_doc_number] => 10236340
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-19
[patent_title] => Termination implant enrichment for shielded gate MOSFETs
[patent_app_type] => utility
[patent_app_number] => 15/581774
[patent_app_country] => US
[patent_app_date] => 2017-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 10768
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15581774
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/581774 | Termination implant enrichment for shielded gate MOSFETs | Apr 27, 2017 | Issued |
Array
(
[id] => 14177675
[patent_doc_number] => 10262858
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-16
[patent_title] => Surface functionalization and passivation with a control layer
[patent_app_type] => utility
[patent_app_number] => 15/496982
[patent_app_country] => US
[patent_app_date] => 2017-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 4668
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15496982
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/496982 | Surface functionalization and passivation with a control layer | Apr 24, 2017 | Issued |
Array
(
[id] => 14011725
[patent_doc_number] => 10224338
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-05
[patent_title] => Cost-effective method to form a reliable memory device with selective silicidation and resulting device
[patent_app_type] => utility
[patent_app_number] => 15/490329
[patent_app_country] => US
[patent_app_date] => 2017-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2350
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15490329
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/490329 | Cost-effective method to form a reliable memory device with selective silicidation and resulting device | Apr 17, 2017 | Issued |
Array
(
[id] => 12109259
[patent_doc_number] => 09865748
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-09
[patent_title] => 'Semiconductor structure and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 15/488325
[patent_app_country] => US
[patent_app_date] => 2017-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 19
[patent_no_of_words] => 6803
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15488325
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/488325 | Semiconductor structure and method for manufacturing the same | Apr 13, 2017 | Issued |
Array
(
[id] => 14859469
[patent_doc_number] => 10418471
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-17
[patent_title] => Field plates on two opposed surfaces of double-base bidirectional bipolar transistor: devices, methods, and systems
[patent_app_type] => utility
[patent_app_number] => 15/486921
[patent_app_country] => US
[patent_app_date] => 2017-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 4029
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15486921
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/486921 | Field plates on two opposed surfaces of double-base bidirectional bipolar transistor: devices, methods, and systems | Apr 12, 2017 | Issued |
Array
(
[id] => 12208425
[patent_doc_number] => 20180053652
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-22
[patent_title] => 'METHOD OF FORMING AMORPHOUS SILICON LAYER'
[patent_app_type] => utility
[patent_app_number] => 15/473895
[patent_app_country] => US
[patent_app_date] => 2017-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4032
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15473895
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/473895 | METHOD OF FORMING AMORPHOUS SILICON LAYER | Mar 29, 2017 | Abandoned |
Array
(
[id] => 14011455
[patent_doc_number] => 10224202
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-05
[patent_title] => Forming method of hard mask, forming apparatus of hard mask and recording medium
[patent_app_type] => utility
[patent_app_number] => 15/473810
[patent_app_country] => US
[patent_app_date] => 2017-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 37
[patent_no_of_words] => 8803
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15473810
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/473810 | Forming method of hard mask, forming apparatus of hard mask and recording medium | Mar 29, 2017 | Issued |
Array
(
[id] => 12202405
[patent_doc_number] => 09905478
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-27
[patent_title] => 'Co-integration of tensile silicon and compressive silicon germanium'
[patent_app_type] => utility
[patent_app_number] => 15/469851
[patent_app_country] => US
[patent_app_date] => 2017-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 20
[patent_no_of_words] => 4751
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15469851
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/469851 | Co-integration of tensile silicon and compressive silicon germanium | Mar 26, 2017 | Issued |
Array
(
[id] => 12294075
[patent_doc_number] => 09935046
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-04-03
[patent_title] => Package device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/460249
[patent_app_country] => US
[patent_app_date] => 2017-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 21
[patent_no_of_words] => 5375
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15460249
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/460249 | Package device and manufacturing method thereof | Mar 15, 2017 | Issued |
Array
(
[id] => 11967022
[patent_doc_number] => 20170271175
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-21
[patent_title] => 'EXPOSED DIE MOLD UNDERFILL (MUF) WITH FINE PITCH COPPER (CU) PILLAR ASSEMBLY AND BUMP DENSITY'
[patent_app_type] => utility
[patent_app_number] => 15/460062
[patent_app_country] => US
[patent_app_date] => 2017-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5562
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15460062
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/460062 | EXPOSED DIE MOLD UNDERFILL (MUF) WITH FINE PITCH COPPER (CU) PILLAR ASSEMBLY AND BUMP DENSITY | Mar 14, 2017 | Abandoned |
Array
(
[id] => 12553887
[patent_doc_number] => 10014185
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-07-03
[patent_title] => Selective etch of metal nitride films
[patent_app_type] => utility
[patent_app_number] => 15/446573
[patent_app_country] => US
[patent_app_date] => 2017-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4108
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15446573
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/446573 | Selective etch of metal nitride films | Feb 28, 2017 | Issued |
Array
(
[id] => 11836041
[patent_doc_number] => 20170217760
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-03
[patent_title] => 'MEMS DEVICE AND PROCESS'
[patent_app_type] => utility
[patent_app_number] => 15/413608
[patent_app_country] => US
[patent_app_date] => 2017-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8945
[patent_no_of_claims] => 46
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15413608
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/413608 | MEMS device and process | Jan 23, 2017 | Issued |
Array
(
[id] => 11824891
[patent_doc_number] => 20170213826
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-27
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/413680
[patent_app_country] => US
[patent_app_date] => 2017-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 89
[patent_figures_cnt] => 89
[patent_no_of_words] => 46646
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15413680
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/413680 | Semiconductor device including transistors with different threshold voltages | Jan 23, 2017 | Issued |