Juan Carlos Ochoa

Array ( [id] => 290220 [patent_doc_number] => 07548841 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-06-16 [patent_title] => 'Method for logic checking to check operation of circuit to be connected to bus' [patent_app_type] => utility [patent_app_number] => 10/291508 [patent_app_country] => US [patent_app_date] => 2002-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 24 [patent_no_of_words] => 6441 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 203 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/548/07548841.pdf [firstpage_image] =>[orig_patent_app_number] => 10291508 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 632942 [patent_doc_number] => 07133816 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-11-07 [patent_title] => 'Test quality through resource reallocation' [patent_app_type] => utility [patent_app_number] => 10/287860 [patent_app_country] => US [patent_app_date] => 2002-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 9137 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/133/07133816.pdf [firstpage_image] =>[orig_patent_app_number] => 10287860 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7211587 [patent_doc_number] => 20040088151 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-05-06 [patent_title] => 'Power modelling of a circuit' [patent_app_type] => new [patent_app_number] => 10/286914 [patent_app_country] => US [patent_app_date] => 2002-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4132 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0088/20040088151.pdf [firstpage_image] =>[orig_patent_app_number] => 10286914 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7271040 [patent_doc_number] => 20040059558 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-25 [patent_title] => 'Hierarchical reduced-order circuit model for clock net verification' [patent_app_type] => new [patent_app_number] => 10/252641 [patent_app_country] => US [patent_app_date] => 2002-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5954 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0059/20040059558.pdf [firstpage_image] =>[orig_patent_app_number] => 10252641 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7271044 [patent_doc_number] => 20040059562 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-25 [patent_title] => 'Systems and methods for calibrating emulated device performance' [patent_app_type] => new [patent_app_number] => 10/247560 [patent_app_country] => US [patent_app_date] => 2002-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5145 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0059/20040059562.pdf [firstpage_image] =>[orig_patent_app_number] => 10247560 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 446788 [patent_doc_number] => 07257524 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-08-14 [patent_title] => 'Simulation and timing control for hardware accelerated simulation' [patent_app_type] => utility [patent_app_number] => 10/247186 [patent_app_country] => US [patent_app_date] => 2002-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 19719 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/257/07257524.pdf [firstpage_image] =>[orig_patent_app_number] => 10247186 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6264046 [patent_doc_number] => 20020188431 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-12 [patent_title] => 'Method of determining by numerical simulation the restoration conditions, by the fluids of a reservoir, of a complex well damaged by drilling operations' [patent_app_type] => new [patent_app_number] => 10/139242 [patent_app_country] => US [patent_app_date] => 2002-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5275 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 203 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0188/20020188431.pdf [firstpage_image] =>[orig_patent_app_number] => 10139242 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6665490 [patent_doc_number] => 20030204817 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-30 [patent_title] => 'Method for creating a characterized digital library for a digital circuit design' [patent_app_type] => new [patent_app_number] => 10/128759 [patent_app_country] => US [patent_app_date] => 2002-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 10708 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0204/20030204817.pdf [firstpage_image] =>[orig_patent_app_number] => 10128759 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6810134 [patent_doc_number] => 20030200073 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-23 [patent_title] => 'Partitioning a model into a plurality of independent partitions to be processed within a distributed environment' [patent_app_type] => new [patent_app_number] => 10/125217 [patent_app_country] => US [patent_app_date] => 2002-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 8551 [patent_no_of_claims] => 92 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 39 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0200/20030200073.pdf [firstpage_image] =>[orig_patent_app_number] => 10125217 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 477502 [patent_doc_number] => 07231334 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-06-12 [patent_title] => 'Coupler interface for facilitating distributed simulation of a partitioned logic design' [patent_app_type] => utility [patent_app_number] => 10/125198 [patent_app_country] => US [patent_app_date] => 2002-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 4996 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 197 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/231/07231334.pdf [firstpage_image] =>[orig_patent_app_number] => 10125198 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 579749 [patent_doc_number] => 07158925 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-01-02 [patent_title] => 'Facilitating simulation of a model within a distributed environment' [patent_app_type] => utility [patent_app_number] => 10/124982 [patent_app_country] => US [patent_app_date] => 2002-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 34 [patent_no_of_words] => 13571 [patent_no_of_claims] => 90 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/158/07158925.pdf [firstpage_image] =>[orig_patent_app_number] => 10124982 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6179927 [patent_doc_number] => 20020156608 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-24 [patent_title] => 'Integrated testcase language for hardware design verification' [patent_app_type] => new [patent_app_number] => 10/125308 [patent_app_country] => US [patent_app_date] => 2002-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2930 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0156/20020156608.pdf [firstpage_image] =>[orig_patent_app_number] => 10125308 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6256161 [patent_doc_number] => 20020186227 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-12 [patent_title] => 'Computer program product and a carrier for supporting a user designing a hydraulic cylinder by indicating preferred components of seals, rings and bearings' [patent_app_type] => new [patent_app_number] => 10/120608 [patent_app_country] => US [patent_app_date] => 2002-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3771 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 359 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0186/20020186227.pdf [firstpage_image] =>[orig_patent_app_number] => 10120608 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6810125 [patent_doc_number] => 20030200064 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-23 [patent_title] => 'One-dimensional modeling of the manufacture of multi-layered material' [patent_app_type] => new [patent_app_number] => 10/120588 [patent_app_country] => US [patent_app_date] => 2002-04-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5922 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 32 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0200/20030200064.pdf [firstpage_image] =>[orig_patent_app_number] => 10120588 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 457059 [patent_doc_number] => 07249009 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-07-24 [patent_title] => 'Method and apparatus for simulating PVT parameters' [patent_app_type] => utility [patent_app_number] => 10/103417 [patent_app_country] => US [patent_app_date] => 2002-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7082 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/249/07249009.pdf [firstpage_image] =>[orig_patent_app_number] => 10103417 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6736498 [patent_doc_number] => 20030014133 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-16 [patent_title] => 'Algorithm and software computing minkowski quotients, products, and sums of polygons, and for generating feasible regions for robust compensators' [patent_app_type] => new [patent_app_number] => 10/060278 [patent_app_country] => US [patent_app_date] => 2002-02-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1586 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 35 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0014/20030014133.pdf [firstpage_image] =>[orig_patent_app_number] => 10060278 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 324524 [patent_doc_number] => 07519518 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-04-14 [patent_title] => 'Method for assembling the finite element discretization of arbitrary weak equations, involving local or non-local multiphysics couplings' [patent_app_type] => utility [patent_app_number] => 09/995222 [patent_app_country] => US [patent_app_date] => 2001-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 66 [patent_figures_cnt] => 80 [patent_no_of_words] => 40566 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 211 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/519/07519518.pdf [firstpage_image] =>[orig_patent_app_number] => 09995222 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 845803 [patent_doc_number] => 07389208 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-06-17 [patent_title] => 'System and method for dynamic knowledge construction' [patent_app_type] => utility [patent_app_number] => 09/658275 [patent_app_country] => US [patent_app_date] => 2000-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 14744 [patent_no_of_claims] => 59 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/389/07389208.pdf [firstpage_image] =>[orig_patent_app_number] => 09658275 [rel_patent_id] =>[rel_patent_doc_number] =>)