
June Y. Sison
Examiner (ID: 12192, Phone: (571)270-5693 , Office: P/2443 )
| Most Active Art Unit | 2443 |
| Art Unit(s) | 2455, 2443 |
| Total Applications | 528 |
| Issued Applications | 352 |
| Pending Applications | 50 |
| Abandoned Applications | 139 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8192891
[patent_doc_number] => 20120119298
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-17
[patent_title] => 'INTEGRATED CIRCUITS AND MANUFACTURING METHODS THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/944104
[patent_app_country] => US
[patent_app_date] => 2010-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4070
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0119/20120119298.pdf
[firstpage_image] =>[orig_patent_app_number] => 12944104
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/944104 | Integrated circuits and manufacturing methods thereof | Nov 10, 2010 | Issued |
Array
(
[id] => 5996939
[patent_doc_number] => 20110115080
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-19
[patent_title] => 'SEMICONDUCTOR DEVICE INCLUDING SEMICONDUCTOR CONSTRUCT INSTALLED ON BASE PLATE, AND MANUFACTURING METHOD OF THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/944114
[patent_app_country] => US
[patent_app_date] => 2010-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4612
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0115/20110115080.pdf
[firstpage_image] =>[orig_patent_app_number] => 12944114
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/944114 | SEMICONDUCTOR DEVICE INCLUDING SEMICONDUCTOR CONSTRUCT INSTALLED ON BASE PLATE, AND MANUFACTURING METHOD OF THE SAME | Nov 10, 2010 | Abandoned |
Array
(
[id] => 6042388
[patent_doc_number] => 20110204465
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-25
[patent_title] => 'OPTICAL DEVICE AND METHOD OF MANUFACTURING THE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/944208
[patent_app_country] => US
[patent_app_date] => 2010-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 7144
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0204/20110204465.pdf
[firstpage_image] =>[orig_patent_app_number] => 12944208
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/944208 | OPTICAL DEVICE AND METHOD OF MANUFACTURING THE DEVICE | Nov 10, 2010 | Abandoned |
Array
(
[id] => 9711541
[patent_doc_number] => 08836116
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-16
[patent_title] => 'Wafer level packaging of micro-electro-mechanical systems (MEMS) and complementary metal-oxide-semiconductor (CMOS) substrates'
[patent_app_type] => utility
[patent_app_number] => 12/944118
[patent_app_country] => US
[patent_app_date] => 2010-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 20
[patent_no_of_words] => 6411
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12944118
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/944118 | Wafer level packaging of micro-electro-mechanical systems (MEMS) and complementary metal-oxide-semiconductor (CMOS) substrates | Nov 10, 2010 | Issued |
Array
(
[id] => 9883102
[patent_doc_number] => 08969869
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-03
[patent_title] => 'Integrated circuit wafer and integrated circuit die'
[patent_app_type] => utility
[patent_app_number] => 12/944160
[patent_app_country] => US
[patent_app_date] => 2010-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 3232
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12944160
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/944160 | Integrated circuit wafer and integrated circuit die | Nov 10, 2010 | Issued |
Array
(
[id] => 8192905
[patent_doc_number] => 20120119302
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-17
[patent_title] => 'Trench Silicide Contact With Low Interface Resistance'
[patent_app_type] => utility
[patent_app_number] => 12/944018
[patent_app_country] => US
[patent_app_date] => 2010-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 10899
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0119/20120119302.pdf
[firstpage_image] =>[orig_patent_app_number] => 12944018
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/944018 | Trench Silicide Contact With Low Interface Resistance | Nov 10, 2010 | Abandoned |
Array
(
[id] => 8192912
[patent_doc_number] => 20120119310
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-17
[patent_title] => 'STRUCTURE AND METHOD TO FABRICATE A BODY CONTACT'
[patent_app_type] => utility
[patent_app_number] => 12/944174
[patent_app_country] => US
[patent_app_date] => 2010-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3297
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0119/20120119310.pdf
[firstpage_image] =>[orig_patent_app_number] => 12944174
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/944174 | Structure and method to fabricate a body contact | Nov 10, 2010 | Issued |
Array
(
[id] => 8192917
[patent_doc_number] => 20120119307
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-17
[patent_title] => 'SELF-ALIGNED CONTACT EMPLOYING A DIELECTRIC METAL OXIDE SPACER'
[patent_app_type] => utility
[patent_app_number] => 12/943995
[patent_app_country] => US
[patent_app_date] => 2010-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 9153
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0119/20120119307.pdf
[firstpage_image] =>[orig_patent_app_number] => 12943995
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/943995 | Self-aligned contact employing a dielectric metal oxide spacer | Nov 10, 2010 | Issued |
Array
(
[id] => 7716983
[patent_doc_number] => 20120007097
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-12
[patent_title] => 'SCHOTTKY DIODE WITH COMBINED FIELD PLATE AND GUARD RING'
[patent_app_type] => utility
[patent_app_number] => 12/944163
[patent_app_country] => US
[patent_app_date] => 2010-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 6183
[patent_no_of_claims] => 52
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0007/20120007097.pdf
[firstpage_image] =>[orig_patent_app_number] => 12944163
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/944163 | SCHOTTKY DIODE WITH COMBINED FIELD PLATE AND GUARD RING | Nov 10, 2010 | Abandoned |
Array
(
[id] => 10870814
[patent_doc_number] => 08896012
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-25
[patent_title] => 'Light emitting diode'
[patent_app_type] => utility
[patent_app_number] => 12/943918
[patent_app_country] => US
[patent_app_date] => 2010-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3938
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12943918
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/943918 | Light emitting diode | Nov 9, 2010 | Issued |
Array
(
[id] => 5996585
[patent_doc_number] => 20110114957
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-19
[patent_title] => 'THIN FILM TRANSISTOR AND ORGANIC LIGHT EMITTING DISPLAY APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 12/943896
[patent_app_country] => US
[patent_app_date] => 2010-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5887
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0114/20110114957.pdf
[firstpage_image] =>[orig_patent_app_number] => 12943896
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/943896 | Thin film transistor and organic light emitting display apparatus | Nov 9, 2010 | Issued |
Array
(
[id] => 6021336
[patent_doc_number] => 20110049662
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-03
[patent_title] => 'Semiconductor Device with Optical Sensor and Method of Forming Interconnect Structure on Front and Backside of the Device'
[patent_app_type] => utility
[patent_app_number] => 12/941683
[patent_app_country] => US
[patent_app_date] => 2010-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 5137
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0049/20110049662.pdf
[firstpage_image] =>[orig_patent_app_number] => 12941683
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/941683 | Semiconductor device with optical sensor and method of forming interconnect structure on front and backside of the device | Nov 7, 2010 | Issued |
Array
(
[id] => 6023050
[patent_doc_number] => 20110051376
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-03
[patent_title] => 'SOLDER JOINT RELIABILITY IN MICROELECTRONIC PACKAGING'
[patent_app_type] => utility
[patent_app_number] => 12/941894
[patent_app_country] => US
[patent_app_date] => 2010-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5660
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0051/20110051376.pdf
[firstpage_image] =>[orig_patent_app_number] => 12941894
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/941894 | Solder joint reliability in microelectronic packaging | Nov 7, 2010 | Issued |
Array
(
[id] => 6185424
[patent_doc_number] => 20110124185
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-26
[patent_title] => 'GRADED CORE/SHELL SEMICONDUCTOR NANORODS AND NANOROD BARCODES'
[patent_app_type] => utility
[patent_app_number] => 12/938870
[patent_app_country] => US
[patent_app_date] => 2010-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 13456
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0124/20110124185.pdf
[firstpage_image] =>[orig_patent_app_number] => 12938870
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/938870 | Graded core/shell semiconductor nanorods and nanorod barcodes | Nov 2, 2010 | Issued |
Array
(
[id] => 5949232
[patent_doc_number] => 20110031882
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-10
[patent_title] => 'LIGHT-EMITTING DEVICE AND ELECTRONIC APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 12/911344
[patent_app_country] => US
[patent_app_date] => 2010-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 15889
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0031/20110031882.pdf
[firstpage_image] =>[orig_patent_app_number] => 12911344
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/911344 | Light-emitting device and electronic apparatus | Oct 24, 2010 | Issued |
Array
(
[id] => 6193059
[patent_doc_number] => 20110024813
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-03
[patent_title] => 'MOS CAPACITOR STRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 12/902815
[patent_app_country] => US
[patent_app_date] => 2010-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9014
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0024/20110024813.pdf
[firstpage_image] =>[orig_patent_app_number] => 12902815
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/902815 | MOS capacitor structures | Oct 11, 2010 | Issued |
Array
(
[id] => 8956510
[patent_doc_number] => 08502287
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-06
[patent_title] => 'Semiconductor devices with enclosed void cavities'
[patent_app_type] => utility
[patent_app_number] => 12/902805
[patent_app_country] => US
[patent_app_date] => 2010-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 23
[patent_no_of_words] => 6888
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12902805
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/902805 | Semiconductor devices with enclosed void cavities | Oct 11, 2010 | Issued |
Array
(
[id] => 9590009
[patent_doc_number] => 08779552
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-15
[patent_title] => 'Integrated circuit chip protected against laser attacks'
[patent_app_type] => utility
[patent_app_number] => 12/897231
[patent_app_country] => US
[patent_app_date] => 2010-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2766
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12897231
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/897231 | Integrated circuit chip protected against laser attacks | Oct 3, 2010 | Issued |
Array
(
[id] => 8534137
[patent_doc_number] => 08310295
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-11-13
[patent_title] => 'Systems and methods for lowering interconnect capacitance through adjustment of relative signal levels'
[patent_app_type] => utility
[patent_app_number] => 12/890836
[patent_app_country] => US
[patent_app_date] => 2010-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6531
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12890836
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/890836 | Systems and methods for lowering interconnect capacitance through adjustment of relative signal levels | Sep 26, 2010 | Issued |
Array
(
[id] => 8759952
[patent_doc_number] => 08420472
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-16
[patent_title] => 'Systems and methods for integrated circuits comprising multiple body biasing domains'
[patent_app_type] => utility
[patent_app_number] => 12/873062
[patent_app_country] => US
[patent_app_date] => 2010-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5355
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12873062
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/873062 | Systems and methods for integrated circuits comprising multiple body biasing domains | Aug 30, 2010 | Issued |