Kakali Chaki

Array ( [id] => 2916188 [patent_doc_number] => 05237188 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-08-17 [patent_title] => 'Semiconductor device with nitrided gate insulating film' [patent_app_type] => 1 [patent_app_number] => 7/798098 [patent_app_country] => US [patent_app_date] => 1991-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 39 [patent_figures_cnt] => 76 [patent_no_of_words] => 16740 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/237/05237188.pdf [firstpage_image] =>[orig_patent_app_number] => 798098 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2890662 [patent_doc_number] => 05214300 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-05-25 [patent_title] => 'Monolithic semiconductor integrated circuit ferroelectric memory device' [patent_app_type] => 1 [patent_app_number] => 7/763371 [patent_app_country] => US [patent_app_date] => 1991-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 16 [patent_no_of_words] => 5970 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/214/05214300.pdf [firstpage_image] =>[orig_patent_app_number] => 763371 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3075730 [patent_doc_number] => 05336919 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-09 [patent_title] => 'Solid-state image pickup device with high melting point metal shield' [patent_app_type] => 1 [patent_app_number] => 7/798137 [patent_app_country] => US [patent_app_date] => 1991-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 1543 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/336/05336919.pdf [firstpage_image] =>[orig_patent_app_number] => 798137 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2851485 [patent_doc_number] => 05138438 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-08-11 [patent_title] => 'Lead connections means for stacked tab packaged IC chips' [patent_app_type] => 1 [patent_app_number] => 7/796873 [patent_app_country] => US [patent_app_date] => 1991-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 48 [patent_no_of_words] => 10099 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/138/05138438.pdf [firstpage_image] =>[orig_patent_app_number] => 796873 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3068583 [patent_doc_number] => 05311050 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-10 [patent_title] => 'Semiconductor vertical MOSFET inverter circuit' [patent_app_type] => 1 [patent_app_number] => 7/796602 [patent_app_country] => US [patent_app_date] => 1991-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 55 [patent_no_of_words] => 4822 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 237 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/311/05311050.pdf [firstpage_image] =>[orig_patent_app_number] => 796602 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2831492 [patent_doc_number] => 05170243 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-12-08 [patent_title] => 'Bit line configuration for semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 7/787196 [patent_app_country] => US [patent_app_date] => 1991-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 20 [patent_no_of_words] => 3730 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/170/05170243.pdf [firstpage_image] =>[orig_patent_app_number] => 787196 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2901867 [patent_doc_number] => 05177588 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-01-05 [patent_title] => 'Semiconductor device including nitride layer' [patent_app_type] => 1 [patent_app_number] => 7/785952 [patent_app_country] => US [patent_app_date] => 1991-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 21 [patent_no_of_words] => 4650 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/177/05177588.pdf [firstpage_image] =>[orig_patent_app_number] => 785952 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2981050 [patent_doc_number] => 05194924 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-03-16 [patent_title] => 'Semiconductor device of an LDD structure having a floating gate' [patent_app_type] => 1 [patent_app_number] => 7/781592 [patent_app_country] => US [patent_app_date] => 1991-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 18 [patent_no_of_words] => 8102 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 281 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/194/05194924.pdf [firstpage_image] =>[orig_patent_app_number] => 781592 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2980231 [patent_doc_number] => 05225698 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-07-06 [patent_title] => 'Semi-conductor device with stacked trench capacitor' [patent_app_type] => 1 [patent_app_number] => 7/780864 [patent_app_country] => US [patent_app_date] => 1991-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 13 [patent_no_of_words] => 3319 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 280 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/225/05225698.pdf [firstpage_image] =>[orig_patent_app_number] => 780864 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3054907 [patent_doc_number] => 05324982 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-28 [patent_title] => 'Semiconductor memory device having bipolar transistor and structure to avoid soft error' [patent_app_type] => 1 [patent_app_number] => 7/769680 [patent_app_country] => US [patent_app_date] => 1991-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 62 [patent_no_of_words] => 23565 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/324/05324982.pdf [firstpage_image] =>[orig_patent_app_number] => 769680 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2991564 [patent_doc_number] => 05212403 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-05-18 [patent_title] => 'Integrated circuit device having an ic chip mounted on the wiring substrate and having suitable mutual connections between internal circuits' [patent_app_type] => 1 [patent_app_number] => 7/755652 [patent_app_country] => US [patent_app_date] => 1991-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3279 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/212/05212403.pdf [firstpage_image] =>[orig_patent_app_number] => 755652 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2791472 [patent_doc_number] => 05164814 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-11-17 [patent_title] => 'Semiconductor device with customized wiring' [patent_app_type] => 1 [patent_app_number] => 7/759818 [patent_app_country] => US [patent_app_date] => 1991-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 2439 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/164/05164814.pdf [firstpage_image] =>[orig_patent_app_number] => 759818 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2980921 [patent_doc_number] => 05256890 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-10-26 [patent_title] => 'Non-interlacing charge coupled device of a frame interline transfer type' [patent_app_type] => 1 [patent_app_number] => 7/753076 [patent_app_country] => US [patent_app_date] => 1991-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 2403 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 265 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/256/05256890.pdf [firstpage_image] =>[orig_patent_app_number] => 753076 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2867686 [patent_doc_number] => 05166765 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-11-24 [patent_title] => 'Insulated gate field-effect transistor with pulse-shaped doping' [patent_app_type] => 1 [patent_app_number] => 7/749772 [patent_app_country] => US [patent_app_date] => 1991-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3211 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 270 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/166/05166765.pdf [firstpage_image] =>[orig_patent_app_number] => 749772 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2923146 [patent_doc_number] => 05206532 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-04-27 [patent_title] => 'Buried contact between polysilicon gate and diffusion area' [patent_app_type] => 1 [patent_app_number] => 7/748796 [patent_app_country] => US [patent_app_date] => 1991-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 5999 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 299 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/206/05206532.pdf [firstpage_image] =>[orig_patent_app_number] => 748796 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2860725 [patent_doc_number] => 05126810 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-06-30 [patent_title] => 'Semiconductor memory device having stacked capacitor' [patent_app_type] => 1 [patent_app_number] => 7/742261 [patent_app_country] => US [patent_app_date] => 1991-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 45 [patent_no_of_words] => 6619 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/126/05126810.pdf [firstpage_image] =>[orig_patent_app_number] => 742261 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2860725 [patent_doc_number] => 05126810 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-06-30 [patent_title] => 'Semiconductor memory device having stacked capacitor' [patent_app_type] => 1 [patent_app_number] => 7/742261 [patent_app_country] => US [patent_app_date] => 1991-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 45 [patent_no_of_words] => 6619 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/126/05126810.pdf [firstpage_image] =>[orig_patent_app_number] => 742261 [rel_patent_id] =>[rel_patent_doc_number] =>)