| Application number | Title of the application | Filing Date | Status |
|---|
| 08/029908 | PROGRAMMABLE COMPUTER WITH AOTOMATIC TRANSLATION BETWEEN SOURCE AND OBJECT WITH VERSION CONTROL | Mar 10, 1993 | Pending |
Array
(
[id] => 3129496
[patent_doc_number] => 05410704
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-04-25
[patent_title] => 'Table modifiable edit functions with order-effective edit rules'
[patent_app_type] => 1
[patent_app_number] => 8/026241
[patent_app_country] => US
[patent_app_date] => 1993-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 22
[patent_no_of_words] => 10837
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 322
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/410/05410704.pdf
[firstpage_image] =>[orig_patent_app_number] => 026241
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/026241 | Table modifiable edit functions with order-effective edit rules | Feb 28, 1993 | Issued |
Array
(
[id] => 2977482
[patent_doc_number] => 05265243
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-11-23
[patent_title] => 'Processor interface controller for interfacing peripheral devices to a processor'
[patent_app_type] => 1
[patent_app_number] => 8/027260
[patent_app_country] => US
[patent_app_date] => 1993-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2645
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 380
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/265/05265243.pdf
[firstpage_image] =>[orig_patent_app_number] => 027260
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/027260 | Processor interface controller for interfacing peripheral devices to a processor | Feb 21, 1993 | Issued |
| 08/015314 | METHOD AND APPARATUS FOR INDEPENDENTLY RESETTING PROCESSORS AND CACHE CONTROLLERS IN MULTIPLE PROCESSOR SYSTEMS | Feb 8, 1993 | Abandoned |
Array
(
[id] => 3067572
[patent_doc_number] => 05345589
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-09-06
[patent_title] => 'Centralized monitoring of activity in a distributed processing system'
[patent_app_type] => 1
[patent_app_number] => 8/012976
[patent_app_country] => US
[patent_app_date] => 1993-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 5278
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/345/05345589.pdf
[firstpage_image] =>[orig_patent_app_number] => 012976
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/012976 | Centralized monitoring of activity in a distributed processing system | Feb 1, 1993 | Issued |
Array
(
[id] => 3129454
[patent_doc_number] => 05410702
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-04-25
[patent_title] => 'Slot objects for an object oriented programming system'
[patent_app_type] => 1
[patent_app_number] => 8/010441
[patent_app_country] => US
[patent_app_date] => 1993-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 5960
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 293
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/410/05410702.pdf
[firstpage_image] =>[orig_patent_app_number] => 010441
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/010441 | Slot objects for an object oriented programming system | Jan 21, 1993 | Issued |
Array
(
[id] => 3053514
[patent_doc_number] => 05377352
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-12-27
[patent_title] => 'Method of scheduling tasks with priority to interrupted task locking shared resource'
[patent_app_type] => 1
[patent_app_number] => 8/003858
[patent_app_country] => US
[patent_app_date] => 1993-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 17
[patent_no_of_words] => 6252
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/377/05377352.pdf
[firstpage_image] =>[orig_patent_app_number] => 003858
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/003858 | Method of scheduling tasks with priority to interrupted task locking shared resource | Jan 7, 1993 | Issued |
| 08/001311 | ELECTRONIC APPARATUS | Jan 5, 1993 | Abandoned |
Array
(
[id] => 3079306
[patent_doc_number] => 05353416
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-10-04
[patent_title] => 'CPU lock logic for corrected operation with a posted write array'
[patent_app_type] => 1
[patent_app_number] => 7/999189
[patent_app_country] => US
[patent_app_date] => 1992-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 4544
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 281
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/353/05353416.pdf
[firstpage_image] =>[orig_patent_app_number] => 999189
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/999189 | CPU lock logic for corrected operation with a posted write array | Dec 29, 1992 | Issued |
Array
(
[id] => 3458012
[patent_doc_number] => 05420981
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-05-30
[patent_title] => 'Arrangement for establishing a data pipeline in a data processing system employing multiple processors'
[patent_app_type] => 1
[patent_app_number] => 7/989994
[patent_app_country] => US
[patent_app_date] => 1992-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 8692
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/420/05420981.pdf
[firstpage_image] =>[orig_patent_app_number] => 989994
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/989994 | Arrangement for establishing a data pipeline in a data processing system employing multiple processors | Dec 9, 1992 | Issued |
Array
(
[id] => 3021478
[patent_doc_number] => 05355481
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-10-11
[patent_title] => 'Data base access system'
[patent_app_type] => 1
[patent_app_number] => 7/988384
[patent_app_country] => US
[patent_app_date] => 1992-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 2536
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 350
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/355/05355481.pdf
[firstpage_image] =>[orig_patent_app_number] => 988384
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/988384 | Data base access system | Dec 7, 1992 | Issued |
| 07/952534 | METHOD FOR PROCESSING A USER PROGRAM ON A PARALLEL COMPUTER SYSTEM | Dec 2, 1992 | Abandoned |
Array
(
[id] => 3050372
[patent_doc_number] => 05301319
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-04-05
[patent_title] => 'Data storage audit trail'
[patent_app_type] => 1
[patent_app_number] => 7/980135
[patent_app_country] => US
[patent_app_date] => 1992-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 20
[patent_no_of_words] => 8535
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 459
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/301/05301319.pdf
[firstpage_image] =>[orig_patent_app_number] => 980135
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/980135 | Data storage audit trail | Nov 22, 1992 | Issued |
Array
(
[id] => 3024546
[patent_doc_number] => 05333317
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-07-26
[patent_title] => 'Name resolution in a directory database'
[patent_app_type] => 1
[patent_app_number] => 7/970976
[patent_app_country] => US
[patent_app_date] => 1992-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 14692
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 683
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/333/05333317.pdf
[firstpage_image] =>[orig_patent_app_number] => 970976
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/970976 | Name resolution in a directory database | Nov 2, 1992 | Issued |
| 07/968237 | OPERATING SYSTEM AND DATA BASE USING TABLE ACCESS METHOD WITH HETEROGENOUS DATA STORES | Oct 28, 1992 | Abandoned |
| 07/968474 | OPERATING SYSTEM AND DATA BASE USING TABLE ACCESS METHOD | Oct 28, 1992 | Abandoned |
Array
(
[id] => 3093604
[patent_doc_number] => 05321815
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-06-14
[patent_title] => 'Route selection using cached partial trees in a data communications network'
[patent_app_type] => 1
[patent_app_number] => 7/962626
[patent_app_country] => US
[patent_app_date] => 1992-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5474
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 240
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/321/05321815.pdf
[firstpage_image] =>[orig_patent_app_number] => 962626
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/962626 | Route selection using cached partial trees in a data communications network | Oct 15, 1992 | Issued |
Array
(
[id] => 3021459
[patent_doc_number] => 05355480
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-10-11
[patent_title] => 'Storage control method and apparatus for an interactive television terminal'
[patent_app_type] => 1
[patent_app_number] => 7/960261
[patent_app_country] => US
[patent_app_date] => 1992-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 5998
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/355/05355480.pdf
[firstpage_image] =>[orig_patent_app_number] => 960261
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/960261 | Storage control method and apparatus for an interactive television terminal | Oct 12, 1992 | Issued |
Array
(
[id] => 3050585
[patent_doc_number] => 05301328
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-04-05
[patent_title] => 'System and method for shadowing and re-mapping reserved memory in a microcomputer'
[patent_app_type] => 1
[patent_app_number] => 7/951650
[patent_app_country] => US
[patent_app_date] => 1992-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6202
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/301/05301328.pdf
[firstpage_image] =>[orig_patent_app_number] => 951650
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/951650 | System and method for shadowing and re-mapping reserved memory in a microcomputer | Sep 24, 1992 | Issued |
| 07/942120 | IMPLEMENTATION OF IDLE MODE IN A SUSPEND/RESUME MICROPROCESSOR SYSTEM | Sep 7, 1992 | Abandoned |