![](/images/general/no_picture/200_user.png)
Kakali Chaki
Supervisory Patent Examiner (ID: 18176, Phone: (571)272-3719 , Office: P/2122 )
Most Active Art Unit | 2122 |
Art Unit(s) | 2316, 2762, 2899, 2193, 2764, 2124, 2100, 2307, 2122, 2755 |
Total Applications | 572 |
Issued Applications | 396 |
Pending Applications | 49 |
Abandoned Applications | 127 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 11186593
[patent_doc_number] => 09417997
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-08-16
[patent_title] => 'Automated policy based scheduling and placement of storage resources'
[patent_app_type] => utility
[patent_app_number] => 13/631214
[patent_app_country] => US
[patent_app_date] => 2012-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 3995
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13631214
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/631214 | Automated policy based scheduling and placement of storage resources | Sep 27, 2012 | Issued |
Array
(
[id] => 11200156
[patent_doc_number] => 09430368
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-08-30
[patent_title] => 'System and method for caching data'
[patent_app_type] => utility
[patent_app_number] => 13/630638
[patent_app_country] => US
[patent_app_date] => 2012-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5135
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13630638
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/630638 | System and method for caching data | Sep 27, 2012 | Issued |
Array
(
[id] => 11795855
[patent_doc_number] => 09405684
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-08-02
[patent_title] => 'System and method for cache management'
[patent_app_type] => utility
[patent_app_number] => 13/630678
[patent_app_country] => US
[patent_app_date] => 2012-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6004
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13630678
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/630678 | System and method for cache management | Sep 27, 2012 | Issued |
Array
(
[id] => 11764367
[patent_doc_number] => 09372793
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-06-21
[patent_title] => 'System and method for predictive caching'
[patent_app_type] => utility
[patent_app_number] => 13/630635
[patent_app_country] => US
[patent_app_date] => 2012-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5564
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13630635
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/630635 | System and method for predictive caching | Sep 27, 2012 | Issued |
Array
(
[id] => 11752385
[patent_doc_number] => 09710397
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-07-18
[patent_title] => 'Data migration for composite non-volatile storage device'
[patent_app_type] => utility
[patent_app_number] => 13/605921
[patent_app_country] => US
[patent_app_date] => 2012-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 4954
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 407
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13605921
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/605921 | Data migration for composite non-volatile storage device | Sep 5, 2012 | Issued |
Array
(
[id] => 8568678
[patent_doc_number] => 20120331249
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-27
[patent_title] => 'DYNAMIC DATA PLACEMENT FOR DISTRIBUTED STORAGE'
[patent_app_type] => utility
[patent_app_number] => 13/530604
[patent_app_country] => US
[patent_app_date] => 2012-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 10042
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13530604
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/530604 | Dynamic data placement for distributed storage | Jun 21, 2012 | Issued |
Array
(
[id] => 10091997
[patent_doc_number] => 09128822
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-08
[patent_title] => 'On-chip bad block management for NAND flash memory'
[patent_app_type] => utility
[patent_app_number] => 13/530518
[patent_app_country] => US
[patent_app_date] => 2012-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 11478
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 400
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13530518
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/530518 | On-chip bad block management for NAND flash memory | Jun 21, 2012 | Issued |
Array
(
[id] => 9264743
[patent_doc_number] => 20130346672
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-26
[patent_title] => 'Multi-Tiered Cache with Storage Medium Awareness'
[patent_app_type] => utility
[patent_app_number] => 13/531455
[patent_app_country] => US
[patent_app_date] => 2012-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5665
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13531455
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/531455 | Multi-Tiered Cache with Storage Medium Awareness | Jun 21, 2012 | Abandoned |
Array
(
[id] => 9264794
[patent_doc_number] => 20130346723
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-26
[patent_title] => 'METHOD AND APPARATUS TO PROTECT DATA INTEGRITY'
[patent_app_type] => utility
[patent_app_number] => 13/530720
[patent_app_country] => US
[patent_app_date] => 2012-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 55
[patent_figures_cnt] => 55
[patent_no_of_words] => 11915
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13530720
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/530720 | METHOD AND APPARATUS TO PROTECT DATA INTEGRITY | Jun 21, 2012 | Abandoned |
Array
(
[id] => 10105760
[patent_doc_number] => 09141542
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-09-22
[patent_title] => 'System, method and computer program product for host system LTFS auto-adaptation'
[patent_app_type] => utility
[patent_app_number] => 13/531310
[patent_app_country] => US
[patent_app_date] => 2012-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 14457
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13531310
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/531310 | System, method and computer program product for host system LTFS auto-adaptation | Jun 21, 2012 | Issued |
Array
(
[id] => 9260446
[patent_doc_number] => 20130342375
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-26
[patent_title] => 'DATA COMPRESSION AND MANAGEMENT'
[patent_app_type] => utility
[patent_app_number] => 13/531090
[patent_app_country] => US
[patent_app_date] => 2012-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10698
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13531090
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/531090 | Data compression and management | Jun 21, 2012 | Issued |
Array
(
[id] => 16593614
[patent_doc_number] => 10902890
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Method, apparatus and system for a per-DRAM addressability mode
[patent_app_type] => utility
[patent_app_number] => 13/531368
[patent_app_country] => US
[patent_app_date] => 2012-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 11811
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13531368
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/531368 | Method, apparatus and system for a per-DRAM addressability mode | Jun 21, 2012 | Issued |
Array
(
[id] => 9264754
[patent_doc_number] => 20130346683
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-26
[patent_title] => 'Cache Sector Dirty Bits'
[patent_app_type] => utility
[patent_app_number] => 13/530907
[patent_app_country] => US
[patent_app_date] => 2012-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7128
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13530907
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/530907 | Cache Sector Dirty Bits | Jun 21, 2012 | Abandoned |
Array
(
[id] => 9264775
[patent_doc_number] => 20130346704
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-26
[patent_title] => 'Indicating Cached Content Status'
[patent_app_type] => utility
[patent_app_number] => 13/530930
[patent_app_country] => US
[patent_app_date] => 2012-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5366
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13530930
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/530930 | Indicating Cached Content Status | Jun 21, 2012 | Abandoned |
Array
(
[id] => 9264795
[patent_doc_number] => 20130346724
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-26
[patent_title] => 'SEQUENTIAL BLOCK ALLOCATION IN A MEMORY'
[patent_app_type] => utility
[patent_app_number] => 13/528676
[patent_app_country] => US
[patent_app_date] => 2012-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9582
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13528676
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/528676 | Sequential block allocation in a memory | Jun 19, 2012 | Issued |
Array
(
[id] => 9200342
[patent_doc_number] => 20130339657
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-19
[patent_title] => 'LOCAL CLEARING CONTROL'
[patent_app_type] => utility
[patent_app_number] => 13/524612
[patent_app_country] => US
[patent_app_date] => 2012-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 19326
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13524612
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/524612 | Local clearing control | Jun 14, 2012 | Issued |
Array
(
[id] => 10170972
[patent_doc_number] => 09201679
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-01
[patent_title] => 'Multiple destination live migration'
[patent_app_type] => utility
[patent_app_number] => 13/484382
[patent_app_country] => US
[patent_app_date] => 2012-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8631
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13484382
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/484382 | Multiple destination live migration | May 30, 2012 | Issued |
Array
(
[id] => 10890558
[patent_doc_number] => 08914571
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-16
[patent_title] => 'Scheduler for memory'
[patent_app_type] => utility
[patent_app_number] => 13/484337
[patent_app_country] => US
[patent_app_date] => 2012-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 12146
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13484337
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/484337 | Scheduler for memory | May 30, 2012 | Issued |
Array
(
[id] => 8511832
[patent_doc_number] => 20120311240
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-06
[patent_title] => 'INFORMATION PROCESSING APPARATUS, INFORMATION PROCESSING METHOD, AND STORAGE MEDIUM'
[patent_app_type] => utility
[patent_app_number] => 13/484125
[patent_app_country] => US
[patent_app_date] => 2012-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4512
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13484125
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/484125 | INFORMATION PROCESSING APPARATUS, INFORMATION PROCESSING METHOD, AND STORAGE MEDIUM | May 29, 2012 | Abandoned |
Array
(
[id] => 16357333
[patent_doc_number] => 10797857
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-06
[patent_title] => Data interleaving scheme for an external memory of a secure microcontroller
[patent_app_type] => utility
[patent_app_number] => 13/483669
[patent_app_country] => US
[patent_app_date] => 2012-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6168
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 275
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13483669
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/483669 | Data interleaving scheme for an external memory of a secure microcontroller | May 29, 2012 | Issued |