Kakali Chaki

Array ( [id] => 3016405 [patent_doc_number] => 05375211 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-20 [patent_title] => 'Bus error processing system having direct bus master/CPU communication' [patent_app_type] => 1 [patent_app_number] => 7/774640 [patent_app_country] => US [patent_app_date] => 1991-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5888 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 207 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/375/05375211.pdf [firstpage_image] =>[orig_patent_app_number] => 774640 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2929643 [patent_doc_number] => 05193149 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-03-09 [patent_title] => 'Dual-path computer interconnect system with four-ported packet memory control' [patent_app_type] => 1 [patent_app_number] => 7/774725 [patent_app_country] => US [patent_app_date] => 1991-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 11442 [patent_no_of_claims] => 51 [patent_no_of_ind_claims] => 14 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/193/05193149.pdf [firstpage_image] =>[orig_patent_app_number] => 774725 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2930030 [patent_doc_number] => 05193168 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-03-09 [patent_title] => 'Multiprocessing system with enhanced shared storage' [patent_app_type] => 1 [patent_app_number] => 7/754339 [patent_app_country] => US [patent_app_date] => 1991-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3892 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 412 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/193/05193168.pdf [firstpage_image] =>[orig_patent_app_number] => 754339 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3836734 [patent_doc_number] => 05790852 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-04 [patent_title] => 'Computer with extended virtual storage concept' [patent_app_type] => 1 [patent_app_number] => 7/750807 [patent_app_country] => US [patent_app_date] => 1991-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 4093 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/790/05790852.pdf [firstpage_image] =>[orig_patent_app_number] => 750807 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3474062 [patent_doc_number] => 05469542 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-21 [patent_title] => 'Serial diagnostic interface bus for multiprocessor systems' [patent_app_type] => 1 [patent_app_number] => 7/733767 [patent_app_country] => US [patent_app_date] => 1991-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 7852 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 320 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/469/05469542.pdf [firstpage_image] =>[orig_patent_app_number] => 733767 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3021687 [patent_doc_number] => 05355491 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-11 [patent_title] => 'Compiler including retargetable data generation' [patent_app_type] => 1 [patent_app_number] => 7/714466 [patent_app_country] => US [patent_app_date] => 1991-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 5151 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 230 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/355/05355491.pdf [firstpage_image] =>[orig_patent_app_number] => 714466 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3050511 [patent_doc_number] => 05301325 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-04-05 [patent_title] => 'Use of stack depth to identify architechture and calling standard dependencies in machine code' [patent_app_type] => 1 [patent_app_number] => 7/666083 [patent_app_country] => US [patent_app_date] => 1991-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 17 [patent_no_of_words] => 14145 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 259 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/301/05301325.pdf [firstpage_image] =>[orig_patent_app_number] => 666083 [rel_patent_id] =>[rel_patent_doc_number] =>)