Kakali Chaki

Array ( [id] => 2994827 [patent_doc_number] => 05347141 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-09-13 [patent_title] => 'Multiterminal lateral S-shaped negative differential conductance device' [patent_app_type] => 1 [patent_app_number] => 8/149256 [patent_app_country] => US [patent_app_date] => 1993-11-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2172 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/347/05347141.pdf [firstpage_image] =>[orig_patent_app_number] => 149256 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3465803 [patent_doc_number] => 05391901 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-21 [patent_title] => 'Semiconductor memory with oblique folded bit-line arrangement' [patent_app_type] => 1 [patent_app_number] => 8/139718 [patent_app_country] => US [patent_app_date] => 1993-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4496 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 264 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/391/05391901.pdf [firstpage_image] =>[orig_patent_app_number] => 139718 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3098023 [patent_doc_number] => 05369296 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-29 [patent_title] => 'Semiconductor device having a ferroelectric film in a through-hole' [patent_app_type] => 1 [patent_app_number] => 8/139340 [patent_app_country] => US [patent_app_date] => 1993-10-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1419 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/369/05369296.pdf [firstpage_image] =>[orig_patent_app_number] => 139340 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3457970 [patent_doc_number] => 05378909 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-03 [patent_title] => 'Flash EEPROM cell having gap between floating gate and drain for high hot electron injection efficiency for programming' [patent_app_type] => 1 [patent_app_number] => 8/136852 [patent_app_country] => US [patent_app_date] => 1993-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2953 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 205 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/378/05378909.pdf [firstpage_image] =>[orig_patent_app_number] => 136852 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3040958 [patent_doc_number] => 05373177 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-13 [patent_title] => 'Semiconductor device with improved electric charge storage characteristics' [patent_app_type] => 1 [patent_app_number] => 8/128210 [patent_app_country] => US [patent_app_date] => 1993-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 4567 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/373/05373177.pdf [firstpage_image] =>[orig_patent_app_number] => 128210 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3462905 [patent_doc_number] => 05379246 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-03 [patent_title] => 'Semiconductor memory device having loop configuration' [patent_app_type] => 1 [patent_app_number] => 8/123224 [patent_app_country] => US [patent_app_date] => 1993-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 5962 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/379/05379246.pdf [firstpage_image] =>[orig_patent_app_number] => 123224 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3054526 [patent_doc_number] => 05324961 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-28 [patent_title] => 'Stacked capacitor SRAM cell' [patent_app_type] => 1 [patent_app_number] => 8/124371 [patent_app_country] => US [patent_app_date] => 1993-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1797 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/324/05324961.pdf [firstpage_image] =>[orig_patent_app_number] => 124371 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3124643 [patent_doc_number] => 05396450 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-07 [patent_title] => 'Dynamic random access memory device with the combined open/folded bit-line pair arrangement' [patent_app_type] => 1 [patent_app_number] => 8/123466 [patent_app_country] => US [patent_app_date] => 1993-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 25 [patent_no_of_words] => 11942 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/396/05396450.pdf [firstpage_image] =>[orig_patent_app_number] => 123466 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3103881 [patent_doc_number] => 05315141 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-24 [patent_title] => 'Semiconductor memory device having a double-stacked capacitor structure' [patent_app_type] => 1 [patent_app_number] => 8/122100 [patent_app_country] => US [patent_app_date] => 1993-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 2989 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 248 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/315/05315141.pdf [firstpage_image] =>[orig_patent_app_number] => 122100 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3080301 [patent_doc_number] => 05323048 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-21 [patent_title] => 'MIS type semiconductor ROM programmed by conductive interconnects' [patent_app_type] => 1 [patent_app_number] => 8/118699 [patent_app_country] => US [patent_app_date] => 1993-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 57 [patent_no_of_words] => 14538 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 336 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/323/05323048.pdf [firstpage_image] =>[orig_patent_app_number] => 118699 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3462960 [patent_doc_number] => 05379250 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-03 [patent_title] => 'Zener programmable read only memory' [patent_app_type] => 1 [patent_app_number] => 8/110026 [patent_app_country] => US [patent_app_date] => 1993-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3226 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/379/05379250.pdf [firstpage_image] =>[orig_patent_app_number] => 110026 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3033117 [patent_doc_number] => 05349220 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-09-20 [patent_title] => 'Flash memory cell and its operation' [patent_app_type] => 1 [patent_app_number] => 8/104010 [patent_app_country] => US [patent_app_date] => 1993-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2901 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/349/05349220.pdf [firstpage_image] =>[orig_patent_app_number] => 104010 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3002771 [patent_doc_number] => 05359217 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-25 [patent_title] => 'MOS semiconductor memory device having stack capacitor with metal plug' [patent_app_type] => 1 [patent_app_number] => 8/103706 [patent_app_country] => US [patent_app_date] => 1993-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 18 [patent_no_of_words] => 2226 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/359/05359217.pdf [firstpage_image] =>[orig_patent_app_number] => 103706 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3060016 [patent_doc_number] => 05357131 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-18 [patent_title] => 'Semiconductor memory with trench capacitor' [patent_app_type] => 1 [patent_app_number] => 8/093033 [patent_app_country] => US [patent_app_date] => 1993-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 42 [patent_figures_cnt] => 106 [patent_no_of_words] => 23544 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/357/05357131.pdf [firstpage_image] =>[orig_patent_app_number] => 093033 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3002753 [patent_doc_number] => 05359216 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-25 [patent_title] => 'DRAM process with improved polysilicon-to-polysilicon capacitor and the capacitor' [patent_app_type] => 1 [patent_app_number] => 8/092626 [patent_app_country] => US [patent_app_date] => 1993-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 5125 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/359/05359216.pdf [firstpage_image] =>[orig_patent_app_number] => 092626 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3465678 [patent_doc_number] => 05391894 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-21 [patent_title] => 'Static random access memory device having thin film transistor loads' [patent_app_type] => 1 [patent_app_number] => 8/090640 [patent_app_country] => US [patent_app_date] => 1993-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 73 [patent_figures_cnt] => 76 [patent_no_of_words] => 12066 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 240 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/391/05391894.pdf [firstpage_image] =>[orig_patent_app_number] => 090640 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3019653 [patent_doc_number] => 05341016 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-23 [patent_title] => 'Low resistance device element and interconnection structure' [patent_app_type] => 1 [patent_app_number] => 8/078700 [patent_app_country] => US [patent_app_date] => 1993-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 2323 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/341/05341016.pdf [firstpage_image] =>[orig_patent_app_number] => 078700 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3023091 [patent_doc_number] => 05302847 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-04-12 [patent_title] => 'Semiconductor heterostructure having a capping layer preventing deleterious effects of As-P exchange' [patent_app_type] => 1 [patent_app_number] => 8/072634 [patent_app_country] => US [patent_app_date] => 1993-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2571 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/302/05302847.pdf [firstpage_image] =>[orig_patent_app_number] => 072634 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3054742 [patent_doc_number] => 05324973 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-28 [patent_title] => 'Semiconductor SRAM with trench transistors' [patent_app_type] => 1 [patent_app_number] => 8/055582 [patent_app_country] => US [patent_app_date] => 1993-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 4985 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/324/05324973.pdf [firstpage_image] =>[orig_patent_app_number] => 055582 [rel_patent_id] =>[rel_patent_doc_number] =>)