
Kannan Shanmugasundaram
Examiner (ID: 10064, Phone: (571)270-7763 , Office: P/2158 )
| Most Active Art Unit | 2158 |
| Art Unit(s) | 4152, 2158, 2168 |
| Total Applications | 619 |
| Issued Applications | 408 |
| Pending Applications | 63 |
| Abandoned Applications | 166 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6741658
[patent_doc_number] => 20030159027
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-08-21
[patent_title] => 'Microcomputer for apparatus control and vehicle-mounted electronic control unit incorporating microcomputer'
[patent_app_type] => new
[patent_app_number] => 10/367731
[patent_app_country] => US
[patent_app_date] => 2003-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 8953
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0159/20030159027.pdf
[firstpage_image] =>[orig_patent_app_number] => 10367731
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/367731 | Microcomputer for apparatus control and vehicle-mounted electronic control unit incorporating microcomputer | Feb 16, 2003 | Issued |
Array
(
[id] => 7600000
[patent_doc_number] => 07386712
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-06-10
[patent_title] => 'Firmware developer user interface with break command polling'
[patent_app_type] => utility
[patent_app_number] => 10/369279
[patent_app_country] => US
[patent_app_date] => 2003-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 4896
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/386/07386712.pdf
[firstpage_image] =>[orig_patent_app_number] => 10369279
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/369279 | Firmware developer user interface with break command polling | Feb 16, 2003 | Issued |
Array
(
[id] => 7676188
[patent_doc_number] => 20040153639
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-05
[patent_title] => 'System and method for sharing storage to boot multiple servers'
[patent_app_type] => new
[patent_app_number] => 10/358620
[patent_app_country] => US
[patent_app_date] => 2003-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4643
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0153/20040153639.pdf
[firstpage_image] =>[orig_patent_app_number] => 10358620
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/358620 | System and method for sharing storage to boot multiple servers | Feb 4, 2003 | Issued |
Array
(
[id] => 6707496
[patent_doc_number] => 20030154230
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-08-14
[patent_title] => 'Electronic device and camera'
[patent_app_type] => new
[patent_app_number] => 10/358677
[patent_app_country] => US
[patent_app_date] => 2003-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3881
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0154/20030154230.pdf
[firstpage_image] =>[orig_patent_app_number] => 10358677
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/358677 | Electronic device and camera | Feb 4, 2003 | Abandoned |
Array
(
[id] => 7309383
[patent_doc_number] => 20040117685
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-17
[patent_title] => 'Deterministically handling asynchronous events in a time triggered system'
[patent_app_type] => new
[patent_app_number] => 10/316365
[patent_app_country] => US
[patent_app_date] => 2002-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7473
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0117/20040117685.pdf
[firstpage_image] =>[orig_patent_app_number] => 10316365
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/316365 | Deterministically handling asynchronous events in a time triggered system | Dec 10, 2002 | Issued |
Array
(
[id] => 736187
[patent_doc_number] => 07043629
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-05-09
[patent_title] => 'Method and apparatus for maintaining user-defined state information during a reboot event'
[patent_app_type] => utility
[patent_app_number] => 10/317164
[patent_app_country] => US
[patent_app_date] => 2002-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3915
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/043/07043629.pdf
[firstpage_image] =>[orig_patent_app_number] => 10317164
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/317164 | Method and apparatus for maintaining user-defined state information during a reboot event | Dec 10, 2002 | Issued |
Array
(
[id] => 7361012
[patent_doc_number] => 20040049704
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-03-11
[patent_title] => 'Apparatus for dynamically adjusting CPU power consumption'
[patent_app_type] => new
[patent_app_number] => 10/316075
[patent_app_country] => US
[patent_app_date] => 2002-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6163
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0049/20040049704.pdf
[firstpage_image] =>[orig_patent_app_number] => 10316075
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/316075 | Apparatus for dynamically adjusting CPU power consumption | Dec 10, 2002 | Issued |
Array
(
[id] => 685518
[patent_doc_number] => 07082546
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-07-25
[patent_title] => 'Low-speed DLL employing a digital phase interpolator based upon a high-speed clock'
[patent_app_type] => utility
[patent_app_number] => 10/309930
[patent_app_country] => US
[patent_app_date] => 2002-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 4913
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 263
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/082/07082546.pdf
[firstpage_image] =>[orig_patent_app_number] => 10309930
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/309930 | Low-speed DLL employing a digital phase interpolator based upon a high-speed clock | Dec 3, 2002 | Issued |
Array
(
[id] => 7408042
[patent_doc_number] => 20040019812
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-29
[patent_title] => 'Power management device of an electronic card'
[patent_app_type] => new
[patent_app_number] => 10/309299
[patent_app_country] => US
[patent_app_date] => 2002-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2237
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0019/20040019812.pdf
[firstpage_image] =>[orig_patent_app_number] => 10309299
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/309299 | Power management device of an electronic card | Dec 3, 2002 | Issued |
Array
(
[id] => 6852932
[patent_doc_number] => 20030145135
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-31
[patent_title] => 'Microcomputer'
[patent_app_type] => new
[patent_app_number] => 10/303879
[patent_app_country] => US
[patent_app_date] => 2002-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2821
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0145/20030145135.pdf
[firstpage_image] =>[orig_patent_app_number] => 10303879
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/303879 | Microcomputer supporting plurality of systems utilizing a single keyboard BIOS | Nov 25, 2002 | Issued |
Array
(
[id] => 7474667
[patent_doc_number] => 20040103332
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-27
[patent_title] => 'Method of managing power source consumption of the portable information processing device'
[patent_app_type] => new
[patent_app_number] => 10/303960
[patent_app_country] => US
[patent_app_date] => 2002-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1888
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0103/20040103332.pdf
[firstpage_image] =>[orig_patent_app_number] => 10303960
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/303960 | Method of managing power source consumption of the portable information processing device | Nov 25, 2002 | Abandoned |
Array
(
[id] => 649067
[patent_doc_number] => 07120785
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-10-10
[patent_title] => 'Method and apparatus rendering user accounts portable'
[patent_app_type] => utility
[patent_app_number] => 10/304291
[patent_app_country] => US
[patent_app_date] => 2002-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5291
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/120/07120785.pdf
[firstpage_image] =>[orig_patent_app_number] => 10304291
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/304291 | Method and apparatus rendering user accounts portable | Nov 24, 2002 | Issued |
Array
(
[id] => 782325
[patent_doc_number] => 06996730
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-02-07
[patent_title] => 'Adjusting voltage supplied to a processor in response to clock frequency'
[patent_app_type] => utility
[patent_app_number] => 10/303296
[patent_app_country] => US
[patent_app_date] => 2002-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 5248
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/996/06996730.pdf
[firstpage_image] =>[orig_patent_app_number] => 10303296
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/303296 | Adjusting voltage supplied to a processor in response to clock frequency | Nov 24, 2002 | Issued |
Array
(
[id] => 6788980
[patent_doc_number] => 20030140219
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-24
[patent_title] => 'Idle power reduction for state machines'
[patent_app_type] => new
[patent_app_number] => 10/284623
[patent_app_country] => US
[patent_app_date] => 2002-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5508
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0140/20030140219.pdf
[firstpage_image] =>[orig_patent_app_number] => 10284623
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/284623 | Idle power reduction for state machines | Oct 29, 2002 | Issued |
Array
(
[id] => 598375
[patent_doc_number] => 07451337
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-11-11
[patent_title] => 'Guaranteed edge synchronization for multiple clocks'
[patent_app_type] => utility
[patent_app_number] => 10/266152
[patent_app_country] => US
[patent_app_date] => 2002-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5494
[patent_no_of_claims] => 48
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/451/07451337.pdf
[firstpage_image] =>[orig_patent_app_number] => 10266152
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/266152 | Guaranteed edge synchronization for multiple clocks | Oct 6, 2002 | Issued |
Array
(
[id] => 7460780
[patent_doc_number] => 20040068705
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-08
[patent_title] => 'System for and method of clock cycle-time analysis using mode-slicing mechanism'
[patent_app_type] => new
[patent_app_number] => 10/266830
[patent_app_country] => US
[patent_app_date] => 2002-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6294
[patent_no_of_claims] => 48
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0068/20040068705.pdf
[firstpage_image] =>[orig_patent_app_number] => 10266830
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/266830 | System for and method of clock cycle-time analysis using mode-slicing mechanism | Oct 6, 2002 | Issued |
Array
(
[id] => 7460436
[patent_doc_number] => 20040068656
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-08
[patent_title] => 'Smart card wake up system'
[patent_app_type] => new
[patent_app_number] => 10/265343
[patent_app_country] => US
[patent_app_date] => 2002-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3432
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0068/20040068656.pdf
[firstpage_image] =>[orig_patent_app_number] => 10265343
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/265343 | Smart card wake up system | Oct 6, 2002 | Abandoned |
Array
(
[id] => 960093
[patent_doc_number] => 06954869
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-10-11
[patent_title] => 'Methods and apparatus for clock domain conversion in digital processing systems'
[patent_app_type] => utility
[patent_app_number] => 10/255477
[patent_app_country] => US
[patent_app_date] => 2002-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 28
[patent_no_of_words] => 7297
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/954/06954869.pdf
[firstpage_image] =>[orig_patent_app_number] => 10255477
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/255477 | Methods and apparatus for clock domain conversion in digital processing systems | Sep 25, 2002 | Issued |
Array
(
[id] => 945856
[patent_doc_number] => 06968466
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-11-22
[patent_title] => 'Remote method for controlling power on an information handling system'
[patent_app_type] => utility
[patent_app_number] => 10/255302
[patent_app_country] => US
[patent_app_date] => 2002-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2527
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/968/06968466.pdf
[firstpage_image] =>[orig_patent_app_number] => 10255302
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/255302 | Remote method for controlling power on an information handling system | Sep 25, 2002 | Issued |
Array
(
[id] => 766049
[patent_doc_number] => 07013396
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-03-14
[patent_title] => 'Circuit for enabling dual mode safe power-on sequencing'
[patent_app_type] => utility
[patent_app_number] => 10/256802
[patent_app_country] => US
[patent_app_date] => 2002-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 1895
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/013/07013396.pdf
[firstpage_image] =>[orig_patent_app_number] => 10256802
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/256802 | Circuit for enabling dual mode safe power-on sequencing | Sep 25, 2002 | Issued |