
Karen M. Kusumakar
Examiner (ID: 5215, Phone: (571)270-3520 , Office: P/2897 )
| Most Active Art Unit | 2897 |
| Art Unit(s) | 2897, 4177, 2829 |
| Total Applications | 1418 |
| Issued Applications | 1226 |
| Pending Applications | 81 |
| Abandoned Applications | 127 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19086217
[patent_doc_number] => 20240113018
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => LOCALLY WIDENED PROFILE FOR NANOSCALE WIRING STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/955803
[patent_app_country] => US
[patent_app_date] => 2022-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7616
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17955803
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/955803 | Locally widened profile for nanoscale wiring structure | Sep 28, 2022 | Issued |
Array
(
[id] => 18143392
[patent_doc_number] => 20230017241
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => ELECTRONIC DEVICES COMPRISING MEMORY PILLARS AND DUMMY PILLARS INCLUDING AN OXIDE MATERIAL, AND RELATED SYSTEMS AND METHODS
[patent_app_type] => utility
[patent_app_number] => 17/933227
[patent_app_country] => US
[patent_app_date] => 2022-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9066
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17933227
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/933227 | Electronic devices comprising memory pillars and dummy pillars including an oxide material, and related systems and methods | Sep 18, 2022 | Issued |
Array
(
[id] => 20146797
[patent_doc_number] => 12381144
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-05
[patent_title] => Semiconductor device and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/942005
[patent_app_country] => US
[patent_app_date] => 2022-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 27
[patent_no_of_words] => 4311
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17942005
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/942005 | Semiconductor device and method of manufacturing the same | Sep 8, 2022 | Issued |
Array
(
[id] => 19023176
[patent_doc_number] => 20240079347
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-07
[patent_title] => APPARATUSES AND METHODS INCLUDING STRUCTURES IN SCRIBE REGIONS OF SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/930353
[patent_app_country] => US
[patent_app_date] => 2022-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5307
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17930353
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/930353 | Apparatuses and methods including structures in scribe regions of semiconductor devices | Sep 6, 2022 | Issued |
Array
(
[id] => 18113216
[patent_doc_number] => 20230006096
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-05
[patent_title] => SEMICONDUCTOR LIGHT-EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/930109
[patent_app_country] => US
[patent_app_date] => 2022-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5764
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17930109
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/930109 | Semiconductor light-emitting device | Sep 6, 2022 | Issued |
Array
(
[id] => 19023146
[patent_doc_number] => 20240079317
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-07
[patent_title] => TECHNIQUES TO MANUFACTURE INTER-LAYER VIAS
[patent_app_type] => utility
[patent_app_number] => 17/929973
[patent_app_country] => US
[patent_app_date] => 2022-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9904
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17929973
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/929973 | Techniques to manufacture inter-layer vias | Sep 5, 2022 | Issued |
Array
(
[id] => 20669047
[patent_doc_number] => 12610840
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-04-21
[patent_title] => Method for manufacturing semiconductor device including forming opening in resist of the semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/821726
[patent_app_country] => US
[patent_app_date] => 2022-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 16
[patent_no_of_words] => 0
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17821726
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/821726 | Method for manufacturing semiconductor device including forming opening in resist of the semiconductor device | Aug 22, 2022 | Issued |
Array
(
[id] => 18335955
[patent_doc_number] => 20230127904
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-27
[patent_title] => HIGH ASPECT RATIO VIA FILL PROCESS EMPLOYING SELECTIVE METAL DEPOSITION AND STRUCTURES FORMED BY THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/821659
[patent_app_country] => US
[patent_app_date] => 2022-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 30616
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17821659
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/821659 | High aspect ratio via fill process employing selective metal deposition and structures formed by the same | Aug 22, 2022 | Issued |
Array
(
[id] => 18040125
[patent_doc_number] => 20220384342
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => MICROELECTRONIC DEVICES, MEMORY DEVICES, AND ELECTRONIC SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 17/819019
[patent_app_country] => US
[patent_app_date] => 2022-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13233
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17819019
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/819019 | Microelectronic devices, memory devices, and electronic systems | Aug 10, 2022 | Issued |
Array
(
[id] => 18193985
[patent_doc_number] => 20230047504
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-16
[patent_title] => UNIT SPECIFIC VARIABLE OR ADAPTIVE METAL FILL AND SYSTEM AND METHOD FOR THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/885511
[patent_app_country] => US
[patent_app_date] => 2022-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11383
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17885511
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/885511 | Unit specific variable or adaptive metal fill and system and method for the same | Aug 9, 2022 | Issued |
Array
(
[id] => 19444482
[patent_doc_number] => 12094771
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-17
[patent_title] => Interconnect structure and method
[patent_app_type] => utility
[patent_app_number] => 17/883986
[patent_app_country] => US
[patent_app_date] => 2022-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 6515
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17883986
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/883986 | Interconnect structure and method | Aug 8, 2022 | Issued |
Array
(
[id] => 19670858
[patent_doc_number] => 12183628
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-31
[patent_title] => Integrated circuit and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/818115
[patent_app_country] => US
[patent_app_date] => 2022-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 7803
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17818115
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/818115 | Integrated circuit and method for manufacturing the same | Aug 7, 2022 | Issued |
Array
(
[id] => 20727073
[patent_doc_number] => 20260143800
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-05-21
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/706541
[patent_app_country] => US
[patent_app_date] => 2022-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5727
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18706541
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/706541 | SEMICONDUCTOR DEVICE | Aug 3, 2022 | Pending |
Array
(
[id] => 18040027
[patent_doc_number] => 20220384244
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => Polishing Interconnect Structures In Semiconductor Devices
[patent_app_type] => utility
[patent_app_number] => 17/815975
[patent_app_country] => US
[patent_app_date] => 2022-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8437
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17815975
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/815975 | Polishing interconnect structures in semiconductor devices | Jul 28, 2022 | Issued |
Array
(
[id] => 18639532
[patent_doc_number] => 11764153
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-09-19
[patent_title] => Interconnect structure and manufacturing method for the same
[patent_app_type] => utility
[patent_app_number] => 17/815613
[patent_app_country] => US
[patent_app_date] => 2022-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 57
[patent_figures_cnt] => 63
[patent_no_of_words] => 16626
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17815613
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/815613 | Interconnect structure and manufacturing method for the same | Jul 27, 2022 | Issued |
Array
(
[id] => 17993433
[patent_doc_number] => 20220359470
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => Devices Employing Thermal and Mechanical Enhanced Layers and Methods of Forming Same
[patent_app_type] => utility
[patent_app_number] => 17/815390
[patent_app_country] => US
[patent_app_date] => 2022-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5104
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17815390
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/815390 | Devices employing thermal and mechanical enhanced layers and methods of forming same | Jul 26, 2022 | Issued |
Array
(
[id] => 20217692
[patent_doc_number] => 12414361
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-09
[patent_title] => Method of manufacturing a semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/814852
[patent_app_country] => US
[patent_app_date] => 2022-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 1124
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17814852
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/814852 | Method of manufacturing a semiconductor device | Jul 25, 2022 | Issued |
Array
(
[id] => 18008745
[patent_doc_number] => 20220367512
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-17
[patent_title] => Integrated Assemblies, and Methods of Forming Integrated Assemblies
[patent_app_type] => utility
[patent_app_number] => 17/869732
[patent_app_country] => US
[patent_app_date] => 2022-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7291
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17869732
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/869732 | Integrated assemblies, and methods of forming integrated assemblies | Jul 19, 2022 | Issued |
Array
(
[id] => 17993374
[patent_doc_number] => 20220359411
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => Electro-Migration Reduction
[patent_app_type] => utility
[patent_app_number] => 17/869012
[patent_app_country] => US
[patent_app_date] => 2022-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7085
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17869012
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/869012 | Electro-migration reduction | Jul 19, 2022 | Issued |
Array
(
[id] => 18149952
[patent_doc_number] => 20230023809
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-26
[patent_title] => FLEXIBLE SENSING DEVICE AND METHOD OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/812731
[patent_app_country] => US
[patent_app_date] => 2022-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2912
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17812731
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/812731 | FLEXIBLE SENSING DEVICE AND METHOD OF MAKING THE SAME | Jul 14, 2022 | Abandoned |