
Karla A. Moore
Examiner (ID: 5869)
| Most Active Art Unit | 1716 |
| Art Unit(s) | 1716, 1763, 1792 |
| Total Applications | 1249 |
| Issued Applications | 516 |
| Pending Applications | 151 |
| Abandoned Applications | 589 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13667253
[patent_doc_number] => 10163805
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-25
[patent_title] => Package structure and method for forming the same
[patent_app_type] => utility
[patent_app_number] => 15/200747
[patent_app_country] => US
[patent_app_date] => 2016-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 32
[patent_no_of_words] => 5090
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15200747
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/200747 | Package structure and method for forming the same | Jun 30, 2016 | Issued |
Array
(
[id] => 11096829
[patent_doc_number] => 20160293798
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-06
[patent_title] => 'PVD BUFFER LAYERS FOR LED FABRICATION'
[patent_app_type] => utility
[patent_app_number] => 15/183594
[patent_app_country] => US
[patent_app_date] => 2016-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9885
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15183594
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/183594 | PVD buffer layers for LED fabrication | Jun 14, 2016 | Issued |
Array
(
[id] => 11811495
[patent_doc_number] => 09716068
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-07-25
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 15/170250
[patent_app_country] => US
[patent_app_date] => 2016-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 3124
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15170250
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/170250 | Semiconductor device | May 31, 2016 | Issued |
Array
(
[id] => 13056919
[patent_doc_number] => 10049856
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-14
[patent_title] => High temperature intermittent ion implantation
[patent_app_type] => utility
[patent_app_number] => 15/155816
[patent_app_country] => US
[patent_app_date] => 2016-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 4853
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15155816
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/155816 | High temperature intermittent ion implantation | May 15, 2016 | Issued |
Array
(
[id] => 12396474
[patent_doc_number] => 09966416
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-05-08
[patent_title] => Three dimensional complementary metal oxide semiconductor carbon nanotube thin film transistor circuit
[patent_app_type] => utility
[patent_app_number] => 15/145730
[patent_app_country] => US
[patent_app_date] => 2016-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 7301
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15145730
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/145730 | Three dimensional complementary metal oxide semiconductor carbon nanotube thin film transistor circuit | May 2, 2016 | Issued |
Array
(
[id] => 11911381
[patent_doc_number] => 09780203
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-03
[patent_title] => 'Semiconductor device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 15/145712
[patent_app_country] => US
[patent_app_date] => 2016-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 31
[patent_no_of_words] => 21500
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 1087
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15145712
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/145712 | Semiconductor device and manufacturing method thereof | May 2, 2016 | Issued |
Array
(
[id] => 11592950
[patent_doc_number] => 20170117362
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-27
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/145040
[patent_app_country] => US
[patent_app_date] => 2016-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 6970
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15145040
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/145040 | Semiconductor device and method of fabricating the same | May 2, 2016 | Issued |
Array
(
[id] => 11293770
[patent_doc_number] => 20160343702
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-24
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD FOR THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/145236
[patent_app_country] => US
[patent_app_date] => 2016-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5754
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15145236
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/145236 | Semiconductor device and manufacturing method for the same | May 2, 2016 | Issued |
Array
(
[id] => 12040590
[patent_doc_number] => 09818825
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-14
[patent_title] => 'Semiconductor device and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 15/145252
[patent_app_country] => US
[patent_app_date] => 2016-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 8274
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15145252
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/145252 | Semiconductor device and method of fabricating the same | May 2, 2016 | Issued |
Array
(
[id] => 12554127
[patent_doc_number] => 10014267
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-03
[patent_title] => Semiconductor device and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/145231
[patent_app_country] => US
[patent_app_date] => 2016-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 7084
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15145231
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/145231 | Semiconductor device and method of manufacturing the same | May 2, 2016 | Issued |
Array
(
[id] => 12033778
[patent_doc_number] => 20170323877
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-09
[patent_title] => 'INTEGRATED CIRCUIT AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/145354
[patent_app_country] => US
[patent_app_date] => 2016-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6372
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15145354
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/145354 | Integrated circuit and method of fabricating the same | May 2, 2016 | Issued |
Array
(
[id] => 11043485
[patent_doc_number] => 20160240441
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-18
[patent_title] => 'METHOD OF FABRICATING INTEGRATED CIRCUIT DEVICES'
[patent_app_type] => utility
[patent_app_number] => 15/136450
[patent_app_country] => US
[patent_app_date] => 2016-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 11045
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15136450
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/136450 | Method of fabricating integrated circuit devices | Apr 21, 2016 | Issued |
Array
(
[id] => 13320933
[patent_doc_number] => 20180212004
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-26
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/743159
[patent_app_country] => US
[patent_app_date] => 2016-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6897
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15743159
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/743159 | DISPLAY DEVICE | Apr 19, 2016 | Abandoned |
Array
(
[id] => 15519425
[patent_doc_number] => 10566310
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-18
[patent_title] => Microelectronic packages having stacked die and wire bond interconnects
[patent_app_type] => utility
[patent_app_number] => 15/095629
[patent_app_country] => US
[patent_app_date] => 2016-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 29
[patent_no_of_words] => 7582
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 258
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15095629
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/095629 | Microelectronic packages having stacked die and wire bond interconnects | Apr 10, 2016 | Issued |
Array
(
[id] => 11103880
[patent_doc_number] => 20160300851
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-13
[patent_title] => 'SEMICONDUCTOR DEVICE INCLUDING POLYGON-SHAPED STANDARD CELL'
[patent_app_type] => utility
[patent_app_number] => 15/095579
[patent_app_country] => US
[patent_app_date] => 2016-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 10105
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15095579
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/095579 | Semiconductor device including polygon-shaped standard cell | Apr 10, 2016 | Issued |
Array
(
[id] => 11990385
[patent_doc_number] => 20170294540
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-12
[patent_title] => 'SEMICONDUCTOR STRUCTURE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/095484
[patent_app_country] => US
[patent_app_date] => 2016-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2602
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15095484
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/095484 | SEMICONDUCTOR STRUCTURE AND METHOD FOR MANUFACTURING THE SAME | Apr 10, 2016 | Abandoned |
Array
(
[id] => 11687363
[patent_doc_number] => 09685413
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-06-20
[patent_title] => 'Semiconductor package having an EMI shielding layer'
[patent_app_type] => utility
[patent_app_number] => 15/089328
[patent_app_country] => US
[patent_app_date] => 2016-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 6061
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15089328
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/089328 | Semiconductor package having an EMI shielding layer | Mar 31, 2016 | Issued |
Array
(
[id] => 11983692
[patent_doc_number] => 20170287847
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-05
[patent_title] => 'INTEGRATED CIRCUIT PACKAGE HAVING INTEGRATED EMI SHIELD'
[patent_app_type] => utility
[patent_app_number] => 15/088857
[patent_app_country] => US
[patent_app_date] => 2016-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3995
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15088857
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/088857 | INTEGRATED CIRCUIT PACKAGE HAVING INTEGRATED EMI SHIELD | Mar 31, 2016 | Abandoned |
Array
(
[id] => 11007076
[patent_doc_number] => 20160204028
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-14
[patent_title] => 'SUBSTRATE INCLUDING SELECTIVELY FORMED BARRIER LAYER'
[patent_app_type] => utility
[patent_app_number] => 15/072685
[patent_app_country] => US
[patent_app_date] => 2016-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 5769
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15072685
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/072685 | SUBSTRATE INCLUDING SELECTIVELY FORMED BARRIER LAYER | Mar 16, 2016 | Abandoned |
Array
(
[id] => 13393087
[patent_doc_number] => 20180248086
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-30
[patent_title] => DEEP ULTRAVIOLET LIGHT SOURCE AND PACKAGING METHOD THEREFOR
[patent_app_type] => utility
[patent_app_number] => 15/559359
[patent_app_country] => US
[patent_app_date] => 2016-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1923
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15559359
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/559359 | DEEP ULTRAVIOLET LIGHT SOURCE AND PACKAGING METHOD THEREFOR | Mar 16, 2016 | Abandoned |