
Kaushikkumar M. Patel
Examiner (ID: 9724, Phone: (571)272-5536 , Office: P/2138 )
| Most Active Art Unit | 2138 |
| Art Unit(s) | 2186, 2188, 2138 |
| Total Applications | 1013 |
| Issued Applications | 807 |
| Pending Applications | 42 |
| Abandoned Applications | 178 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16675764
[patent_doc_number] => 20210064530
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-04
[patent_title] => COHERENT NODE CONTROLLER
[patent_app_type] => utility
[patent_app_number] => 16/644032
[patent_app_country] => US
[patent_app_date] => 2018-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2185
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16644032
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/644032 | Coherent node controller | Jun 3, 2018 | Issued |
Array
(
[id] => 15182053
[patent_doc_number] => 20190361618
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-28
[patent_title] => MAINTAINING CONTAINER TO STORAGE VOLUME RELATIONS
[patent_app_type] => utility
[patent_app_number] => 15/986706
[patent_app_country] => US
[patent_app_date] => 2018-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10273
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15986706
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/986706 | Maintaining container to storage volume relations | May 21, 2018 | Issued |
Array
(
[id] => 14235379
[patent_doc_number] => 20190129862
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-02
[patent_title] => MEMORY SYSTEM AND METHOD FOR CONTROLLING NONVOLATILE MEMORY
[patent_app_type] => utility
[patent_app_number] => 15/984703
[patent_app_country] => US
[patent_app_date] => 2018-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 26979
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15984703
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/984703 | Memory system and method for controlling nonvolatile memory | May 20, 2018 | Issued |
Array
(
[id] => 15090119
[patent_doc_number] => 20190339870
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-07
[patent_title] => CASCADING SNAPSHOT CREATION IN A NATIVE REPLICATION 3-SITE CONFIGURATION
[patent_app_type] => utility
[patent_app_number] => 15/971153
[patent_app_country] => US
[patent_app_date] => 2018-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5261
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15971153
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/971153 | Cascading snapshot creation in a native replication 3-site configuration | May 3, 2018 | Issued |
Array
(
[id] => 15090187
[patent_doc_number] => 20190339904
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-07
[patent_title] => SOLID STATE DRIVE USING TWO-LEVEL INDIRECTION ARCHITECTURE
[patent_app_type] => utility
[patent_app_number] => 15/971869
[patent_app_country] => US
[patent_app_date] => 2018-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4479
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15971869
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/971869 | Solid state drive using two-level indirection architecture | May 3, 2018 | Issued |
Array
(
[id] => 14997415
[patent_doc_number] => 20190317665
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-17
[patent_title] => RESOURCE FAIRNESS CONTROL IN DISTRIBUTED STORAGE SYSTEMS USING CONGESTION DATA
[patent_app_type] => utility
[patent_app_number] => 15/954512
[patent_app_country] => US
[patent_app_date] => 2018-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6289
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15954512
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/954512 | Resource fairness control in distributed storage systems using congestion data | Apr 15, 2018 | Issued |
Array
(
[id] => 14061509
[patent_doc_number] => 10235047
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-19
[patent_title] => Memory management method, apparatus, and system
[patent_app_type] => utility
[patent_app_number] => 15/911633
[patent_app_country] => US
[patent_app_date] => 2018-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 24563
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15911633
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/911633 | Memory management method, apparatus, and system | Mar 4, 2018 | Issued |
Array
(
[id] => 14688901
[patent_doc_number] => 20190243566
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-08
[patent_title] => MEMORY CONTROLLER, MEMORY SYSTEM, AND METHOD OF USING A MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/888121
[patent_app_country] => US
[patent_app_date] => 2018-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6670
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15888121
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/888121 | MEMORY CONTROLLER, MEMORY SYSTEM, AND METHOD OF USING A MEMORY DEVICE | Feb 4, 2018 | Abandoned |
Array
(
[id] => 13845091
[patent_doc_number] => 20190026030
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-24
[patent_title] => AUTOMATIC DATA PLACEMENT MANAGER IN MULTI-TIER ALL-FLASH DATACENTER
[patent_app_type] => utility
[patent_app_number] => 15/887980
[patent_app_country] => US
[patent_app_date] => 2018-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17827
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 351
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15887980
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/887980 | Automatic data placement manager in multi-tier all-flash datacenter | Feb 1, 2018 | Issued |
Array
(
[id] => 15106493
[patent_doc_number] => 10474572
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-12
[patent_title] => Intelligent redundant array of independent disks with high performance recompaction
[patent_app_type] => utility
[patent_app_number] => 15/887960
[patent_app_country] => US
[patent_app_date] => 2018-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 6426
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15887960
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/887960 | Intelligent redundant array of independent disks with high performance recompaction | Feb 1, 2018 | Issued |
Array
(
[id] => 13269203
[patent_doc_number] => 10146686
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-04
[patent_title] => Lock free container packing
[patent_app_type] => utility
[patent_app_number] => 15/877876
[patent_app_country] => US
[patent_app_date] => 2018-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5230
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15877876
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/877876 | Lock free container packing | Jan 22, 2018 | Issued |
Array
(
[id] => 12755836
[patent_doc_number] => 20180143779
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-24
[patent_title] => SCHEDULING SCHEME(S) FOR A MULTI-DIE STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/876253
[patent_app_country] => US
[patent_app_date] => 2018-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 25658
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15876253
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/876253 | Scheduling scheme(s) for a multi-die storage device | Jan 21, 2018 | Issued |
Array
(
[id] => 12712267
[patent_doc_number] => 20180129255
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-10
[patent_title] => OFF-LINE AFFINITY-AWARE PARALLEL ZEROING OF MEMORY IN NON-UNIFORM MEMORY ACCESS (NUMA) SERVERS
[patent_app_type] => utility
[patent_app_number] => 15/865506
[patent_app_country] => US
[patent_app_date] => 2018-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9744
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15865506
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/865506 | Off-line affinity-aware parallel zeroing of memory in non-uniform memory access (NUMA) servers | Jan 8, 2018 | Issued |
Array
(
[id] => 14189119
[patent_doc_number] => 20190114265
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-18
[patent_title] => ISA EXTENSION FOR HIGH-BANDWIDTH MEMORY
[patent_app_type] => utility
[patent_app_number] => 15/854557
[patent_app_country] => US
[patent_app_date] => 2017-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4821
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15854557
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/854557 | ISA extension for high-bandwidth memory | Dec 25, 2017 | Issued |
Array
(
[id] => 13905881
[patent_doc_number] => 20190042145
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-07
[patent_title] => METHOD AND APPARATUS FOR MULTI-LEVEL MEMORY EARLY PAGE DEMOTION
[patent_app_type] => utility
[patent_app_number] => 15/854357
[patent_app_country] => US
[patent_app_date] => 2017-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5540
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15854357
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/854357 | Method and apparatus for multi-level memory early page demotion | Dec 25, 2017 | Issued |
Array
(
[id] => 15472933
[patent_doc_number] => 10552344
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-04
[patent_title] => Unblock instruction to reverse page block during paging
[patent_app_type] => utility
[patent_app_number] => 15/854278
[patent_app_country] => US
[patent_app_date] => 2017-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 31
[patent_no_of_words] => 25889
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15854278
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/854278 | Unblock instruction to reverse page block during paging | Dec 25, 2017 | Issued |
| 15/853951 | Memory Interface Controller Topology Having Configurable Serial Sub-Chains | Dec 24, 2017 | Abandoned |
Array
(
[id] => 14175803
[patent_doc_number] => 10261917
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-16
[patent_title] => Identifying stale entries in address translation cache
[patent_app_type] => utility
[patent_app_number] => 15/851936
[patent_app_country] => US
[patent_app_date] => 2017-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 9766
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15851936
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/851936 | Identifying stale entries in address translation cache | Dec 21, 2017 | Issued |
Array
(
[id] => 13525841
[patent_doc_number] => 20180314463
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-01
[patent_title] => QUEUE CONTROL FOR SHARED MEMORY ACCESS
[patent_app_type] => utility
[patent_app_number] => 15/837992
[patent_app_country] => US
[patent_app_date] => 2017-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4738
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15837992
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/837992 | Queue control for shared memory access | Dec 10, 2017 | Issued |
Array
(
[id] => 12262611
[patent_doc_number] => 20180081807
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'RESTRICTION OF VALIDATION TO ACTIVE TRACKS IN NON-VOLATILE STORAGE DURING A WARMSTART RECOVERY'
[patent_app_type] => utility
[patent_app_number] => 15/826348
[patent_app_country] => US
[patent_app_date] => 2017-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7304
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15826348
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/826348 | Restriction of validation to active tracks in non-volatile storage during a warmstart recovery | Nov 28, 2017 | Issued |