Kawing Chan

Array ( [id] => 5221364 [patent_doc_number] => 20070162676 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-12 [patent_title] => 'Adapter Element, Conversion Apparatus and Conversion Method' [patent_app_type] => utility [patent_app_number] => 11/609199 [patent_app_country] => US [patent_app_date] => 2006-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2852 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0162/20070162676.pdf [firstpage_image] =>[orig_patent_app_number] => 11609199 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 79264 [patent_doc_number] => 07752368 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-07-06 [patent_title] => 'Interrupt signal processing circuit for sending interrupt requests to a computer system' [patent_app_type] => utility [patent_app_number] => 11/606887 [patent_app_country] => US [patent_app_date] => 2006-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2309 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/752/07752368.pdf [firstpage_image] =>[orig_patent_app_number] => 11606887 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 66373 [patent_doc_number] => 07765357 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-07-27 [patent_title] => 'PCI-express communications system' [patent_app_type] => utility [patent_app_number] => 11/604361 [patent_app_country] => US [patent_app_date] => 2006-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 7802 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 315 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/765/07765357.pdf [firstpage_image] =>[orig_patent_app_number] => 11604361 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4549256 [patent_doc_number] => 07873770 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-01-18 [patent_title] => 'Filtering and remapping interrupts' [patent_app_type] => utility [patent_app_number] => 11/559049 [patent_app_country] => US [patent_app_date] => 2006-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 9789 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/873/07873770.pdf [firstpage_image] =>[orig_patent_app_number] => 11559049 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5255138 [patent_doc_number] => 20070136594 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-14 [patent_title] => 'MODULAR CARD ISSUANCE SYSTEM AND METHOD OF OPERATION' [patent_app_type] => utility [patent_app_number] => 11/557188 [patent_app_country] => US [patent_app_date] => 2006-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4980 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0136/20070136594.pdf [firstpage_image] =>[orig_patent_app_number] => 11557188 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4966767 [patent_doc_number] => 20080109587 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-08 [patent_title] => 'SWITCH CONTROL OF USB TRANSCEIVER BETWEEN A PLURALITY OF PROCESSORS' [patent_app_type] => utility [patent_app_number] => 11/556066 [patent_app_country] => US [patent_app_date] => 2006-11-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2213 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0109/20080109587.pdf [firstpage_image] =>[orig_patent_app_number] => 11556066 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7726260 [patent_doc_number] => 08099540 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-01-17 [patent_title] => 'Reconfigurable circuit' [patent_app_type] => utility [patent_app_number] => 11/545477 [patent_app_country] => US [patent_app_date] => 2006-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 6008 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 227 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/099/08099540.pdf [firstpage_image] =>[orig_patent_app_number] => 11545477 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4774007 [patent_doc_number] => 20080059669 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-06 [patent_title] => 'Method and Apparatus for Enhancing Data Rate of Advanced Micro-Controller Bus Architecture' [patent_app_type] => utility [patent_app_number] => 11/538812 [patent_app_country] => US [patent_app_date] => 2006-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3579 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0059/20080059669.pdf [firstpage_image] =>[orig_patent_app_number] => 11538812 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4945381 [patent_doc_number] => 20080082708 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-04-03 [patent_title] => 'Token hold off for chipset communication' [patent_app_type] => utility [patent_app_number] => 11/540434 [patent_app_country] => US [patent_app_date] => 2006-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6276 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0082/20080082708.pdf [firstpage_image] =>[orig_patent_app_number] => 11540434 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5173700 [patent_doc_number] => 20070074140 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-29 [patent_title] => 'Systems and methods for writing data with a FIFO interface' [patent_app_type] => utility [patent_app_number] => 11/529712 [patent_app_country] => US [patent_app_date] => 2006-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 8654 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0074/20070074140.pdf [firstpage_image] =>[orig_patent_app_number] => 11529712 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5137418 [patent_doc_number] => 20070079047 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-05 [patent_title] => 'LANE MERGING' [patent_app_type] => utility [patent_app_number] => 11/536365 [patent_app_country] => US [patent_app_date] => 2006-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3233 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0079/20070079047.pdf [firstpage_image] =>[orig_patent_app_number] => 11536365 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5086908 [patent_doc_number] => 20070276959 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-11-29 [patent_title] => 'Systems and methods for data transfer' [patent_app_type] => utility [patent_app_number] => 11/529713 [patent_app_country] => US [patent_app_date] => 2006-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 8658 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0276/20070276959.pdf [firstpage_image] =>[orig_patent_app_number] => 11529713 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4940399 [patent_doc_number] => 20080077718 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-27 [patent_title] => 'Stacked card address assignment' [patent_app_type] => utility [patent_app_number] => 11/526459 [patent_app_country] => US [patent_app_date] => 2006-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2231 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0077/20080077718.pdf [firstpage_image] =>[orig_patent_app_number] => 11526459 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4478884 [patent_doc_number] => 07945719 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-05-17 [patent_title] => 'Controller link for manageability engine' [patent_app_type] => utility [patent_app_number] => 11/524849 [patent_app_country] => US [patent_app_date] => 2006-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4848 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/945/07945719.pdf [firstpage_image] =>[orig_patent_app_number] => 11524849 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4923630 [patent_doc_number] => 20080071947 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-20 [patent_title] => 'Method of balancing I/O device interrupt service loading in a computer system' [patent_app_type] => utility [patent_app_number] => 11/520910 [patent_app_country] => US [patent_app_date] => 2006-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5326 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0071/20080071947.pdf [firstpage_image] =>[orig_patent_app_number] => 11520910 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5195201 [patent_doc_number] => 20070083686 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-12 [patent_title] => 'Communication system' [patent_app_type] => utility [patent_app_number] => 11/519014 [patent_app_country] => US [patent_app_date] => 2006-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 7396 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0083/20070083686.pdf [firstpage_image] =>[orig_patent_app_number] => 11519014 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5094134 [patent_doc_number] => 20070115743 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-24 [patent_title] => 'MEMORY ARCHITECTURE WITH SERIAL PERIPHERAL INTERFACE' [patent_app_type] => utility [patent_app_number] => 11/530199 [patent_app_country] => US [patent_app_date] => 2006-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4319 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0115/20070115743.pdf [firstpage_image] =>[orig_patent_app_number] => 11530199 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5459637 [patent_doc_number] => 20090259789 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-15 [patent_title] => 'MULTI-PROCESSOR, DIRECT MEMORY ACCESS CONTROLLER, AND SERIAL DATA TRANSMITTING/RECEIVING APPARATUS' [patent_app_type] => utility [patent_app_number] => 12/064179 [patent_app_country] => US [patent_app_date] => 2006-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 24779 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0259/20090259789.pdf [firstpage_image] =>[orig_patent_app_number] => 12064179 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4581056 [patent_doc_number] => 07840741 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-11-23 [patent_title] => 'System for transmitting data between two bus systems' [patent_app_type] => utility [patent_app_number] => 11/500159 [patent_app_country] => US [patent_app_date] => 2006-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 3874 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/840/07840741.pdf [firstpage_image] =>[orig_patent_app_number] => 11500159 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5155907 [patent_doc_number] => 20070038790 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-15 [patent_title] => 'Integrated circuit devices, methods, and computer program products for monitoring a bus' [patent_app_type] => utility [patent_app_number] => 11/498611 [patent_app_country] => US [patent_app_date] => 2006-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5372 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0038/20070038790.pdf [firstpage_image] =>[orig_patent_app_number] => 11498611 [rel_patent_id] =>[rel_patent_doc_number] =>)