Kawing Chan
Examiner (ID: 11370, Phone: (571)270-3909 , Office: P/2837 )
Most Active Art Unit | 2837 |
Art Unit(s) | 2846, 4147, 2837 |
Total Applications | 913 |
Issued Applications | 626 |
Pending Applications | 74 |
Abandoned Applications | 213 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 739473
[patent_doc_number] => 07039741
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-02
[patent_title] => 'Method and apparatus for implementing resilient connectivity in a serial attached SCSI (SAS) domain'
[patent_app_type] => utility
[patent_app_number] => 10/670710
[patent_app_country] => US
[patent_app_date] => 2003-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3624
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/039/07039741.pdf
[firstpage_image] =>[orig_patent_app_number] => 10670710
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/670710 | Method and apparatus for implementing resilient connectivity in a serial attached SCSI (SAS) domain | Sep 24, 2003 | Issued |
Array
(
[id] => 765958
[patent_doc_number] => 07013357
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-03-14
[patent_title] => 'Arbiter having programmable arbitration points for undefined length burst accesses and method'
[patent_app_type] => utility
[patent_app_number] => 10/660845
[patent_app_country] => US
[patent_app_date] => 2003-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 5702
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/013/07013357.pdf
[firstpage_image] =>[orig_patent_app_number] => 10660845
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/660845 | Arbiter having programmable arbitration points for undefined length burst accesses and method | Sep 11, 2003 | Issued |
Array
(
[id] => 7222422
[patent_doc_number] => 20050055487
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-10
[patent_title] => 'Rotating docking station'
[patent_app_type] => utility
[patent_app_number] => 10/654812
[patent_app_country] => US
[patent_app_date] => 2003-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4540
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0055/20050055487.pdf
[firstpage_image] =>[orig_patent_app_number] => 10654812
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/654812 | Rotating docking station | Sep 3, 2003 | Abandoned |
Array
(
[id] => 7129043
[patent_doc_number] => 20050060480
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-17
[patent_title] => 'Methods and structure for PCI bus broadcast using device ID messaging'
[patent_app_type] => utility
[patent_app_number] => 10/651742
[patent_app_country] => US
[patent_app_date] => 2003-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5029
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0060/20050060480.pdf
[firstpage_image] =>[orig_patent_app_number] => 10651742
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/651742 | Methods and structure for PCI bus broadcast using device ID messaging | Aug 28, 2003 | Issued |
Array
(
[id] => 725866
[patent_doc_number] => 07051138
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-23
[patent_title] => 'Interrupt-processing system for shortening interrupt latency in microprocessor'
[patent_app_type] => utility
[patent_app_number] => 10/648195
[patent_app_country] => US
[patent_app_date] => 2003-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2632
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/051/07051138.pdf
[firstpage_image] =>[orig_patent_app_number] => 10648195
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/648195 | Interrupt-processing system for shortening interrupt latency in microprocessor | Aug 26, 2003 | Issued |
Array
(
[id] => 586263
[patent_doc_number] => 07467252
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-12-16
[patent_title] => 'Configurable I/O bus architecture'
[patent_app_type] => utility
[patent_app_number] => 10/629940
[patent_app_country] => US
[patent_app_date] => 2003-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1754
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/467/07467252.pdf
[firstpage_image] =>[orig_patent_app_number] => 10629940
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/629940 | Configurable I/O bus architecture | Jul 28, 2003 | Issued |
Array
(
[id] => 7123693
[patent_doc_number] => 20050015522
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-20
[patent_title] => 'Removing lane-to-lane skew'
[patent_app_type] => utility
[patent_app_number] => 10/623209
[patent_app_country] => US
[patent_app_date] => 2003-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3585
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0015/20050015522.pdf
[firstpage_image] =>[orig_patent_app_number] => 10623209
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/623209 | Removing lane-to-lane skew | Jul 17, 2003 | Issued |
Array
(
[id] => 7456820
[patent_doc_number] => 20040186941
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-23
[patent_title] => 'Link bus between control chipsets and arbitration method thereof'
[patent_app_type] => new
[patent_app_number] => 10/617754
[patent_app_country] => US
[patent_app_date] => 2003-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2805
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0186/20040186941.pdf
[firstpage_image] =>[orig_patent_app_number] => 10617754
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/617754 | Link bus between control chipsets and arbitration method thereof | Jul 13, 2003 | Issued |
Array
(
[id] => 7411343
[patent_doc_number] => 20040024816
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-02-05
[patent_title] => 'Method and device for data communication'
[patent_app_type] => new
[patent_app_number] => 10/616764
[patent_app_country] => US
[patent_app_date] => 2003-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2673
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 10
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0024/20040024816.pdf
[firstpage_image] =>[orig_patent_app_number] => 10616764
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/616764 | Method and device for data communication | Jul 8, 2003 | Issued |
Array
(
[id] => 684614
[patent_doc_number] => 07085871
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-08-01
[patent_title] => 'Information handling system wherein display movement from an open position to a closed position triggers an undocking request'
[patent_app_type] => utility
[patent_app_number] => 10/616063
[patent_app_country] => US
[patent_app_date] => 2003-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3485
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/085/07085871.pdf
[firstpage_image] =>[orig_patent_app_number] => 10616063
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/616063 | Information handling system wherein display movement from an open position to a closed position triggers an undocking request | Jul 8, 2003 | Issued |
Array
(
[id] => 774087
[patent_doc_number] => 07007125
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-02-28
[patent_title] => 'Pass through circuit for reduced memory latency in a multiprocessor system'
[patent_app_type] => utility
[patent_app_number] => 10/602222
[patent_app_country] => US
[patent_app_date] => 2003-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2641
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/007/07007125.pdf
[firstpage_image] =>[orig_patent_app_number] => 10602222
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/602222 | Pass through circuit for reduced memory latency in a multiprocessor system | Jun 23, 2003 | Issued |
Array
(
[id] => 9707252
[patent_doc_number] => 08832346
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-09
[patent_title] => 'Data packing and unpacking engine'
[patent_app_type] => utility
[patent_app_number] => 10/462152
[patent_app_country] => US
[patent_app_date] => 2003-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5476
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 10462152
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/462152 | Data packing and unpacking engine | Jun 15, 2003 | Issued |
Array
(
[id] => 7333143
[patent_doc_number] => 20040255067
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-16
[patent_title] => 'Hot-pluggable video architecture'
[patent_app_type] => new
[patent_app_number] => 10/461726
[patent_app_country] => US
[patent_app_date] => 2003-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2099
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0255/20040255067.pdf
[firstpage_image] =>[orig_patent_app_number] => 10461726
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/461726 | Hot-pluggable video architecture | Jun 12, 2003 | Issued |
Array
(
[id] => 739482
[patent_doc_number] => 07039744
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-02
[patent_title] => 'Movable lead access member for handheld field maintenance tool'
[patent_app_type] => utility
[patent_app_number] => 10/440441
[patent_app_country] => US
[patent_app_date] => 2003-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3215
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/039/07039744.pdf
[firstpage_image] =>[orig_patent_app_number] => 10440441
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/440441 | Movable lead access member for handheld field maintenance tool | May 15, 2003 | Issued |
Array
(
[id] => 7321161
[patent_doc_number] => 20040225799
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-11
[patent_title] => 'Smart card for performing advance operations to enhance performance and related system, integrated circuit, and methods'
[patent_app_type] => new
[patent_app_number] => 10/434821
[patent_app_country] => US
[patent_app_date] => 2003-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9609
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0225/20040225799.pdf
[firstpage_image] =>[orig_patent_app_number] => 10434821
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/434821 | Smart card for performing advance operations to enhance performance and related system, integrated circuit, and methods | May 8, 2003 | Issued |
Array
(
[id] => 7378837
[patent_doc_number] => 20040081424
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-29
[patent_title] => 'Transceiver integrated circuit and communication module'
[patent_app_type] => new
[patent_app_number] => 10/431461
[patent_app_country] => US
[patent_app_date] => 2003-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2874
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0081/20040081424.pdf
[firstpage_image] =>[orig_patent_app_number] => 10431461
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/431461 | Transceiver integrated circuit and communication module | May 7, 2003 | Abandoned |
Array
(
[id] => 7300396
[patent_doc_number] => 20040215933
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-28
[patent_title] => 'Mechanism for effectively handling livelocks in a simultaneous multithreading processor'
[patent_app_type] => new
[patent_app_number] => 10/422036
[patent_app_country] => US
[patent_app_date] => 2003-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8533
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0215/20040215933.pdf
[firstpage_image] =>[orig_patent_app_number] => 10422036
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/422036 | Mechanism for effectively handling livelocks in a simultaneous multithreading processor | Apr 22, 2003 | Issued |
Array
(
[id] => 721633
[patent_doc_number] => 07054988
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-30
[patent_title] => 'Bus interface for processor'
[patent_app_type] => utility
[patent_app_number] => 10/418236
[patent_app_country] => US
[patent_app_date] => 2003-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3732
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/054/07054988.pdf
[firstpage_image] =>[orig_patent_app_number] => 10418236
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/418236 | Bus interface for processor | Apr 16, 2003 | Issued |
Array
(
[id] => 648993
[patent_doc_number] => 07120713
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-10-10
[patent_title] => 'Systems and methods for interfacing legacy equipment to high-speed data buses'
[patent_app_type] => utility
[patent_app_number] => 10/411937
[patent_app_country] => US
[patent_app_date] => 2003-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 5587
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/120/07120713.pdf
[firstpage_image] =>[orig_patent_app_number] => 10411937
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/411937 | Systems and methods for interfacing legacy equipment to high-speed data buses | Apr 10, 2003 | Issued |
Array
(
[id] => 675904
[patent_doc_number] => 07093048
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-08-15
[patent_title] => 'System and method for reducing inrush current in a blade server'
[patent_app_type] => utility
[patent_app_number] => 10/411013
[patent_app_country] => US
[patent_app_date] => 2003-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3747
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/093/07093048.pdf
[firstpage_image] =>[orig_patent_app_number] => 10411013
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/411013 | System and method for reducing inrush current in a blade server | Apr 9, 2003 | Issued |