Kawing Chan
Examiner (ID: 11370, Phone: (571)270-3909 , Office: P/2837 )
Most Active Art Unit | 2837 |
Art Unit(s) | 2846, 4147, 2837 |
Total Applications | 913 |
Issued Applications | 626 |
Pending Applications | 74 |
Abandoned Applications | 213 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 7196121
[patent_doc_number] => 20040205280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-14
[patent_title] => 'End-point sharing of communication bus interface'
[patent_app_type] => new
[patent_app_number] => 10/411009
[patent_app_country] => US
[patent_app_date] => 2003-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4102
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0205/20040205280.pdf
[firstpage_image] =>[orig_patent_app_number] => 10411009
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/411009 | End-point sharing of communication bus interface | Apr 9, 2003 | Abandoned |
Array
(
[id] => 7391122
[patent_doc_number] => 20040022020
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-02-05
[patent_title] => 'Computer'
[patent_app_type] => new
[patent_app_number] => 10/399999
[patent_app_country] => US
[patent_app_date] => 2003-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5680
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 27
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0022/20040022020.pdf
[firstpage_image] =>[orig_patent_app_number] => 10399999
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/399999 | Computer | Apr 3, 2003 | Abandoned |
Array
(
[id] => 744801
[patent_doc_number] => 07035954
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-04-25
[patent_title] => 'Automatic bus speed and mode balancing after hot-plug events on hot-plug driver'
[patent_app_type] => utility
[patent_app_number] => 10/407092
[patent_app_country] => US
[patent_app_date] => 2003-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5382
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/035/07035954.pdf
[firstpage_image] =>[orig_patent_app_number] => 10407092
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/407092 | Automatic bus speed and mode balancing after hot-plug events on hot-plug driver | Apr 2, 2003 | Issued |
Array
(
[id] => 6727968
[patent_doc_number] => 20030184158
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-10-02
[patent_title] => 'Method for operating a distributed safety-relevant system'
[patent_app_type] => new
[patent_app_number] => 10/276816
[patent_app_country] => US
[patent_app_date] => 2003-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8067
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0184/20030184158.pdf
[firstpage_image] =>[orig_patent_app_number] => 10276816
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/276816 | Method for operating a distributed safety-relevant system | Mar 13, 2003 | Abandoned |
Array
(
[id] => 7373800
[patent_doc_number] => 20040093449
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-13
[patent_title] => 'Computer system with collapsible keyboard and alternate display functions and processing method thereof'
[patent_app_type] => new
[patent_app_number] => 10/386789
[patent_app_country] => US
[patent_app_date] => 2003-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 1466
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0093/20040093449.pdf
[firstpage_image] =>[orig_patent_app_number] => 10386789
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/386789 | Computer system with collapsible keyboard and alternate display functions and processing method thereof | Mar 11, 2003 | Issued |
Array
(
[id] => 7457182
[patent_doc_number] => 20040010653
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-15
[patent_title] => 'Residential broadband communications device, and method of operating same'
[patent_app_type] => new
[patent_app_number] => 10/374776
[patent_app_country] => US
[patent_app_date] => 2003-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6689
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0010/20040010653.pdf
[firstpage_image] =>[orig_patent_app_number] => 10374776
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/374776 | Residential broadband communications device, and method of operating same | Mar 9, 2003 | Abandoned |
Array
(
[id] => 388503
[patent_doc_number] => 07305509
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-12-04
[patent_title] => 'Method and apparatus for zero stub serial termination capacitor of resistor mounting option in an information handling system'
[patent_app_type] => utility
[patent_app_number] => 10/383795
[patent_app_country] => US
[patent_app_date] => 2003-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 1928
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/305/07305509.pdf
[firstpage_image] =>[orig_patent_app_number] => 10383795
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/383795 | Method and apparatus for zero stub serial termination capacitor of resistor mounting option in an information handling system | Mar 6, 2003 | Issued |
Array
(
[id] => 739433
[patent_doc_number] => 07039733
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-02
[patent_title] => 'Method, system, and apparatus for eliminating bus renumbering in a computer system'
[patent_app_type] => utility
[patent_app_number] => 10/372687
[patent_app_country] => US
[patent_app_date] => 2003-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 6600
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/039/07039733.pdf
[firstpage_image] =>[orig_patent_app_number] => 10372687
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/372687 | Method, system, and apparatus for eliminating bus renumbering in a computer system | Feb 20, 2003 | Issued |
Array
(
[id] => 684604
[patent_doc_number] => 07085866
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-08-01
[patent_title] => 'Hierarchical bus structure and memory access protocol for multiprocessor systems'
[patent_app_type] => utility
[patent_app_number] => 10/369340
[patent_app_country] => US
[patent_app_date] => 2003-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8141
[patent_no_of_claims] => 47
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/085/07085866.pdf
[firstpage_image] =>[orig_patent_app_number] => 10369340
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/369340 | Hierarchical bus structure and memory access protocol for multiprocessor systems | Feb 17, 2003 | Issued |
Array
(
[id] => 6852943
[patent_doc_number] => 20030145146
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-31
[patent_title] => 'System and method for handling resource transaction requests'
[patent_app_type] => new
[patent_app_number] => 10/346214
[patent_app_country] => US
[patent_app_date] => 2003-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5932
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0145/20030145146.pdf
[firstpage_image] =>[orig_patent_app_number] => 10346214
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/346214 | System and method for handling resource transaction requests | Jan 17, 2003 | Issued |
Array
(
[id] => 735961
[patent_doc_number] => 07043580
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-05-09
[patent_title] => 'Cluster lock server: ability to support multiple standard and proprietary locking protocols'
[patent_app_type] => utility
[patent_app_number] => 10/346458
[patent_app_country] => US
[patent_app_date] => 2003-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6098
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/043/07043580.pdf
[firstpage_image] =>[orig_patent_app_number] => 10346458
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/346458 | Cluster lock server: ability to support multiple standard and proprietary locking protocols | Jan 16, 2003 | Issued |
Array
(
[id] => 735956
[patent_doc_number] => 07043578
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-09
[patent_title] => 'Method, system, and program for processing a packet including I/O commands and data'
[patent_app_type] => utility
[patent_app_number] => 10/340882
[patent_app_country] => US
[patent_app_date] => 2003-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 4060
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 26
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/043/07043578.pdf
[firstpage_image] =>[orig_patent_app_number] => 10340882
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/340882 | Method, system, and program for processing a packet including I/O commands and data | Jan 8, 2003 | Issued |
Array
(
[id] => 7341214
[patent_doc_number] => 20040133727
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-08
[patent_title] => 'Flow-through register'
[patent_app_type] => new
[patent_app_number] => 10/338629
[patent_app_country] => US
[patent_app_date] => 2003-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8421
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0133/20040133727.pdf
[firstpage_image] =>[orig_patent_app_number] => 10338629
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/338629 | Flow-through register | Jan 7, 2003 | Issued |
Array
(
[id] => 7341199
[patent_doc_number] => 20040133725
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-08
[patent_title] => 'Intelligent IDE master-slave selector'
[patent_app_type] => new
[patent_app_number] => 10/335151
[patent_app_country] => US
[patent_app_date] => 2003-01-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1313
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0133/20040133725.pdf
[firstpage_image] =>[orig_patent_app_number] => 10335151
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/335151 | Intelligent IDE master-slave selector | Jan 1, 2003 | Abandoned |
Array
(
[id] => 188520
[patent_doc_number] => 07647447
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-01-12
[patent_title] => 'Data bus connection for memory device'
[patent_app_type] => utility
[patent_app_number] => 10/496920
[patent_app_country] => US
[patent_app_date] => 2002-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1420
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/647/07647447.pdf
[firstpage_image] =>[orig_patent_app_number] => 10496920
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/496920 | Data bus connection for memory device | Nov 20, 2002 | Issued |
Array
(
[id] => 7282242
[patent_doc_number] => 20040064619
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-01
[patent_title] => 'Memory card converting device'
[patent_app_type] => new
[patent_app_number] => 10/294675
[patent_app_country] => US
[patent_app_date] => 2002-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 1344
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0064/20040064619.pdf
[firstpage_image] =>[orig_patent_app_number] => 10294675
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/294675 | Memory card converting device | Nov 14, 2002 | Abandoned |
Array
(
[id] => 388732
[patent_doc_number] => 07305588
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-12-04
[patent_title] => 'Testing the interrupt sources of a microprocessor'
[patent_app_type] => utility
[patent_app_number] => 10/293902
[patent_app_country] => US
[patent_app_date] => 2002-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2732
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/305/07305588.pdf
[firstpage_image] =>[orig_patent_app_number] => 10293902
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/293902 | Testing the interrupt sources of a microprocessor | Nov 11, 2002 | Issued |
Array
(
[id] => 490164
[patent_doc_number] => 07222204
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-05-22
[patent_title] => 'Testing the interrupt priority levels in a microprocessor'
[patent_app_type] => utility
[patent_app_number] => 10/293901
[patent_app_country] => US
[patent_app_date] => 2002-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2964
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 249
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/222/07222204.pdf
[firstpage_image] =>[orig_patent_app_number] => 10293901
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/293901 | Testing the interrupt priority levels in a microprocessor | Nov 11, 2002 | Issued |
Array
(
[id] => 7214207
[patent_doc_number] => 20040088465
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-06
[patent_title] => 'Docking station'
[patent_app_type] => new
[patent_app_number] => 10/289017
[patent_app_country] => US
[patent_app_date] => 2002-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5975
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0088/20040088465.pdf
[firstpage_image] =>[orig_patent_app_number] => 10289017
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/289017 | Docking station | Nov 5, 2002 | Abandoned |
Array
(
[id] => 641060
[patent_doc_number] => 07127542
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-10-24
[patent_title] => 'Hot-plugging nodes in a modular system having redundant power supplies'
[patent_app_type] => utility
[patent_app_number] => 10/286295
[patent_app_country] => US
[patent_app_date] => 2002-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3655
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/127/07127542.pdf
[firstpage_image] =>[orig_patent_app_number] => 10286295
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/286295 | Hot-plugging nodes in a modular system having redundant power supplies | Nov 1, 2002 | Issued |