Kee M. Tung

Array ( [id] => 760817 [patent_doc_number] => 07015915 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-03-21 [patent_title] => 'Programming multiple chips from a command buffer' [patent_app_type] => utility [patent_app_number] => 10/639893 [patent_app_country] => US [patent_app_date] => 2003-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 5123 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/015/07015915.pdf [firstpage_image] =>[orig_patent_app_number] => 10639893 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6972133 [patent_doc_number] => 20050037843 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-17 [patent_title] => 'Three-dimensional image display for a gaming apparatus' [patent_app_type] => utility [patent_app_number] => 10/638578 [patent_app_country] => US [patent_app_date] => 2003-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 20879 [patent_no_of_claims] => 49 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0037/20050037843.pdf [firstpage_image] =>[orig_patent_app_number] => 10638578 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7371933 [patent_doc_number] => 20040027354 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-12 [patent_title] => 'Graphic processing apparatus and method' [patent_app_type] => new [patent_app_number] => 10/636769 [patent_app_country] => US [patent_app_date] => 2003-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4274 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0027/20040027354.pdf [firstpage_image] =>[orig_patent_app_number] => 10636769 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7390563 [patent_doc_number] => 20040017373 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-29 [patent_title] => 'Dual mode DDR SDRAM/SGRAM' [patent_app_type] => new [patent_app_number] => 10/629957 [patent_app_country] => US [patent_app_date] => 2003-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4382 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0017/20040017373.pdf [firstpage_image] =>[orig_patent_app_number] => 10629957 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7412467 [patent_doc_number] => 20040024983 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-05 [patent_title] => 'Image processing apparatus' [patent_app_type] => new [patent_app_number] => 10/628436 [patent_app_country] => US [patent_app_date] => 2003-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 14972 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0024/20040024983.pdf [firstpage_image] =>[orig_patent_app_number] => 10628436 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 961503 [patent_doc_number] => 06952217 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-10-04 [patent_title] => 'Graphics processing unit self-programming' [patent_app_type] => utility [patent_app_number] => 10/627376 [patent_app_country] => US [patent_app_date] => 2003-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 6057 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 21 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/952/06952217.pdf [firstpage_image] =>[orig_patent_app_number] => 10627376 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 688503 [patent_doc_number] => 07079148 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-07-18 [patent_title] => 'Non-volatile memory parallel processor' [patent_app_type] => utility [patent_app_number] => 10/625016 [patent_app_country] => US [patent_app_date] => 2003-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 15 [patent_no_of_words] => 4008 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/079/07079148.pdf [firstpage_image] =>[orig_patent_app_number] => 10625016 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7619392 [patent_doc_number] => 06943796 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-09-13 [patent_title] => 'Method of maintaining continuity of sample jitter pattern across clustered graphics accelerators' [patent_app_type] => utility [patent_app_number] => 10/624943 [patent_app_country] => US [patent_app_date] => 2003-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 34 [patent_no_of_words] => 16631 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/943/06943796.pdf [firstpage_image] =>[orig_patent_app_number] => 10624943 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7023684 [patent_doc_number] => 20050018078 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-27 [patent_title] => 'Method for sharing a graphics display as a resource in an embedded system' [patent_app_type] => utility [patent_app_number] => 10/624821 [patent_app_country] => US [patent_app_date] => 2003-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3383 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0018/20050018078.pdf [firstpage_image] =>[orig_patent_app_number] => 10624821 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7415675 [patent_doc_number] => 20040207624 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-21 [patent_title] => 'Graphics processor, graphics card and graphics processing system' [patent_app_type] => new [patent_app_number] => 10/619435 [patent_app_country] => US [patent_app_date] => 2003-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 10967 [patent_no_of_claims] => 51 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0207/20040207624.pdf [firstpage_image] =>[orig_patent_app_number] => 10619435 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 692790 [patent_doc_number] => 07075543 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-07-11 [patent_title] => 'Graphics controller providing flexible access to a graphics display device by a host' [patent_app_type] => utility [patent_app_number] => 10/615559 [patent_app_country] => US [patent_app_date] => 2003-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1740 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/075/07075543.pdf [firstpage_image] =>[orig_patent_app_number] => 10615559 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7319740 [patent_doc_number] => 20040135784 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-15 [patent_title] => 'System and method for caching and rendering images' [patent_app_type] => new [patent_app_number] => 10/614946 [patent_app_country] => US [patent_app_date] => 2003-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4587 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0135/20040135784.pdf [firstpage_image] =>[orig_patent_app_number] => 10614946 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7410442 [patent_doc_number] => 20040263521 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-30 [patent_title] => 'System and method for high-speed communications between an application processor and coprocessor' [patent_app_type] => new [patent_app_number] => 10/612291 [patent_app_country] => US [patent_app_date] => 2003-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4174 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0263/20040263521.pdf [firstpage_image] =>[orig_patent_app_number] => 10612291 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7410432 [patent_doc_number] => 20040263519 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-30 [patent_title] => 'System and method for parallel execution of data generation tasks' [patent_app_type] => new [patent_app_number] => 10/611415 [patent_app_country] => US [patent_app_date] => 2003-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 12462 [patent_no_of_claims] => 57 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0263/20040263519.pdf [firstpage_image] =>[orig_patent_app_number] => 10611415 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 735806 [patent_doc_number] => 07038685 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-05-02 [patent_title] => 'Programmable graphics processor for multithreaded execution of programs' [patent_app_type] => utility [patent_app_number] => 10/609967 [patent_app_country] => US [patent_app_date] => 2003-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 14 [patent_no_of_words] => 9730 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/038/07038685.pdf [firstpage_image] =>[orig_patent_app_number] => 10609967 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7410439 [patent_doc_number] => 20040263520 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-30 [patent_title] => 'Early primitive assembly and screen-space culling for multiple chip graphics system' [patent_app_type] => new [patent_app_number] => 10/611271 [patent_app_country] => US [patent_app_date] => 2003-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 11315 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0263/20040263520.pdf [firstpage_image] =>[orig_patent_app_number] => 10611271 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 760809 [patent_doc_number] => 07015913 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-03-21 [patent_title] => 'Method and apparatus for multithreaded processing of data in a programmable graphics processor' [patent_app_type] => utility [patent_app_number] => 10/608346 [patent_app_country] => US [patent_app_date] => 2003-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 8817 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/015/07015913.pdf [firstpage_image] =>[orig_patent_app_number] => 10608346 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 677921 [patent_doc_number] => 07088371 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-08 [patent_title] => 'Memory command handler for use in an image signal processor having a data driven architecture' [patent_app_type] => utility [patent_app_number] => 10/609042 [patent_app_country] => US [patent_app_date] => 2003-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 6700 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/088/07088371.pdf [firstpage_image] =>[orig_patent_app_number] => 10609042 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 723464 [patent_doc_number] => 07050350 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-23 [patent_title] => 'Field memory having a line memory in a memory cell array' [patent_app_type] => utility [patent_app_number] => 10/465696 [patent_app_country] => US [patent_app_date] => 2003-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4050 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/050/07050350.pdf [firstpage_image] =>[orig_patent_app_number] => 10465696 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 748251 [patent_doc_number] => 07027060 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-11 [patent_title] => 'Method and apparatus for accelerating 2-D graphic data' [patent_app_type] => utility [patent_app_number] => 10/449519 [patent_app_country] => US [patent_app_date] => 2003-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 13 [patent_no_of_words] => 3534 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/027/07027060.pdf [firstpage_image] =>[orig_patent_app_number] => 10449519 [rel_patent_id] =>[rel_patent_doc_number] =>)