
Kendra Ly
Examiner (ID: 3805, Phone: (571)270-7060 , Office: P/1747 )
| Most Active Art Unit | 1749 |
| Art Unit(s) | 1749, 1747 |
| Total Applications | 657 |
| Issued Applications | 363 |
| Pending Applications | 73 |
| Abandoned Applications | 240 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8106569
[patent_doc_number] => 08154937
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-04-10
[patent_title] => 'Auto-precharge signal generator'
[patent_app_type] => utility
[patent_app_number] => 12/631027
[patent_app_country] => US
[patent_app_date] => 2009-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5241
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/154/08154937.pdf
[firstpage_image] =>[orig_patent_app_number] => 12631027
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/631027 | Auto-precharge signal generator | Dec 3, 2009 | Issued |
Array
(
[id] => 6411898
[patent_doc_number] => 20100149870
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-17
[patent_title] => 'NON-VOLATILE SEMICONDUCTOR MEMORY, AND THE METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/630539
[patent_app_country] => US
[patent_app_date] => 2009-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4011
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0149/20100149870.pdf
[firstpage_image] =>[orig_patent_app_number] => 12630539
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/630539 | Non-volatile semiconductor memory, and the method thereof | Dec 2, 2009 | Issued |
Array
(
[id] => 8910891
[patent_doc_number] => 08482963
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-07-09
[patent_title] => 'Integrated circuits with asymmetric and stacked transistors'
[patent_app_type] => utility
[patent_app_number] => 12/629831
[patent_app_country] => US
[patent_app_date] => 2009-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 17
[patent_no_of_words] => 8015
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12629831
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/629831 | Integrated circuits with asymmetric and stacked transistors | Dec 1, 2009 | Issued |
Array
(
[id] => 7802277
[patent_doc_number] => 08130553
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-03-06
[patent_title] => 'Systems and methods for low wear operation of solid state memory'
[patent_app_type] => utility
[patent_app_number] => 12/629481
[patent_app_country] => US
[patent_app_date] => 2009-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4066
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/130/08130553.pdf
[firstpage_image] =>[orig_patent_app_number] => 12629481
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/629481 | Systems and methods for low wear operation of solid state memory | Dec 1, 2009 | Issued |
Array
(
[id] => 8341561
[patent_doc_number] => 08243492
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-08-14
[patent_title] => 'One time programmable memory device and manufacturing method of one time programmable memory device'
[patent_app_type] => utility
[patent_app_number] => 12/629633
[patent_app_country] => US
[patent_app_date] => 2009-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 1789
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12629633
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/629633 | One time programmable memory device and manufacturing method of one time programmable memory device | Dec 1, 2009 | Issued |
Array
(
[id] => 8084581
[patent_doc_number] => 08149613
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-04-03
[patent_title] => 'Resistance variable memory device'
[patent_app_type] => utility
[patent_app_number] => 12/629671
[patent_app_country] => US
[patent_app_date] => 2009-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 19
[patent_no_of_words] => 9606
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/149/08149613.pdf
[firstpage_image] =>[orig_patent_app_number] => 12629671
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/629671 | Resistance variable memory device | Dec 1, 2009 | Issued |
Array
(
[id] => 8556651
[patent_doc_number] => 08331128
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-12-11
[patent_title] => 'Reconfigurable memory arrays having programmable impedance elements and corresponding methods'
[patent_app_type] => utility
[patent_app_number] => 12/629531
[patent_app_country] => US
[patent_app_date] => 2009-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 135
[patent_no_of_words] => 24017
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12629531
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/629531 | Reconfigurable memory arrays having programmable impedance elements and corresponding methods | Dec 1, 2009 | Issued |
Array
(
[id] => 6530513
[patent_doc_number] => 20100124125
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-05-20
[patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/619952
[patent_app_country] => US
[patent_app_date] => 2009-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4108
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0124/20100124125.pdf
[firstpage_image] =>[orig_patent_app_number] => 12619952
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/619952 | Nonvolatile semiconductor memory device | Nov 16, 2009 | Issued |
Array
(
[id] => 4611904
[patent_doc_number] => 07995400
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-09
[patent_title] => 'Reducing effects of program disturb in a memory device'
[patent_app_type] => utility
[patent_app_number] => 12/619862
[patent_app_country] => US
[patent_app_date] => 2009-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2948
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/995/07995400.pdf
[firstpage_image] =>[orig_patent_app_number] => 12619862
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/619862 | Reducing effects of program disturb in a memory device | Nov 16, 2009 | Issued |
Array
(
[id] => 8318531
[patent_doc_number] => 08233317
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-31
[patent_title] => 'Phase change memory device suitable for high temperature operation'
[patent_app_type] => utility
[patent_app_number] => 12/619362
[patent_app_country] => US
[patent_app_date] => 2009-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 2740
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12619362
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/619362 | Phase change memory device suitable for high temperature operation | Nov 15, 2009 | Issued |
Array
(
[id] => 6619489
[patent_doc_number] => 20100064098
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-11
[patent_title] => 'Device and Method for Controlling Solid-State Memory System'
[patent_app_type] => utility
[patent_app_number] => 12/619581
[patent_app_country] => US
[patent_app_date] => 2009-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9612
[patent_no_of_claims] => 43
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0064/20100064098.pdf
[firstpage_image] =>[orig_patent_app_number] => 12619581
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/619581 | Device and method for controlling solid-state memory system | Nov 15, 2009 | Issued |
Array
(
[id] => 6530164
[patent_doc_number] => 20100124100
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-05-20
[patent_title] => 'DEVICE FOR CONTROLLING THE ACTIVITY OF MODULES OF AN ARRAY OF MEMORY MODULES'
[patent_app_type] => utility
[patent_app_number] => 12/619380
[patent_app_country] => US
[patent_app_date] => 2009-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3351
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0124/20100124100.pdf
[firstpage_image] =>[orig_patent_app_number] => 12619380
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/619380 | Device for controlling the activity of modules of an array of memory modules | Nov 15, 2009 | Issued |
Array
(
[id] => 6564372
[patent_doc_number] => 20100128510
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-05-27
[patent_title] => 'Magnetic Data Storage'
[patent_app_type] => utility
[patent_app_number] => 12/618398
[patent_app_country] => US
[patent_app_date] => 2009-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 11059
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0128/20100128510.pdf
[firstpage_image] =>[orig_patent_app_number] => 12618398
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/618398 | Magnetic Data Storage | Nov 12, 2009 | Abandoned |
Array
(
[id] => 5927846
[patent_doc_number] => 20110038195
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-17
[patent_title] => 'METHOD FOR RESETTING A RESISTIVE CHANGE MEMORY ELEMENT'
[patent_app_type] => utility
[patent_app_number] => 12/618448
[patent_app_country] => US
[patent_app_date] => 2009-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 12684
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0038/20110038195.pdf
[firstpage_image] =>[orig_patent_app_number] => 12618448
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/618448 | Method for resetting a resistive change memory element | Nov 12, 2009 | Issued |
Array
(
[id] => 6289538
[patent_doc_number] => 20100238704
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-23
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE, METHOD OF MANUFACTURING THE SAME, AND METHOD OF SCREENING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/618122
[patent_app_country] => US
[patent_app_date] => 2009-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7200
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0238/20100238704.pdf
[firstpage_image] =>[orig_patent_app_number] => 12618122
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/618122 | Semiconductor memory device, method of manufacturing the same, and method of screening the same | Nov 12, 2009 | Issued |
Array
(
[id] => 6530049
[patent_doc_number] => 20100124091
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-05-20
[patent_title] => 'Magnetic Data Storage Device and Method'
[patent_app_type] => utility
[patent_app_number] => 12/618416
[patent_app_country] => US
[patent_app_date] => 2009-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6230
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0124/20100124091.pdf
[firstpage_image] =>[orig_patent_app_number] => 12618416
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/618416 | Magnetic Data Storage Device and Method | Nov 12, 2009 | Abandoned |
Array
(
[id] => 6470032
[patent_doc_number] => 20100091545
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-15
[patent_title] => 'ELECTICALLY PROGRAMMABLE FUSE BIT'
[patent_app_type] => utility
[patent_app_number] => 12/577084
[patent_app_country] => US
[patent_app_date] => 2009-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4612
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0091/20100091545.pdf
[firstpage_image] =>[orig_patent_app_number] => 12577084
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/577084 | Electrically programmable fuse bit | Oct 8, 2009 | Issued |
Array
(
[id] => 6343064
[patent_doc_number] => 20100020616
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-28
[patent_title] => 'Soft Errors Handling in EEPROM Devices'
[patent_app_type] => utility
[patent_app_number] => 12/572098
[patent_app_country] => US
[patent_app_date] => 2009-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7551
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0020/20100020616.pdf
[firstpage_image] =>[orig_patent_app_number] => 12572098
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/572098 | Soft errors handling in EEPROM devices | Sep 30, 2009 | Issued |
Array
(
[id] => 7493896
[patent_doc_number] => 08031528
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-10-04
[patent_title] => 'Flash memory programming and verification with reduced leakage current'
[patent_app_type] => utility
[patent_app_number] => 12/557721
[patent_app_country] => US
[patent_app_date] => 2009-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 6465
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/031/08031528.pdf
[firstpage_image] =>[orig_patent_app_number] => 12557721
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/557721 | Flash memory programming and verification with reduced leakage current | Sep 10, 2009 | Issued |
Array
(
[id] => 4640735
[patent_doc_number] => 08018765
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-09-13
[patent_title] => 'Three-dimensional magnetic memory'
[patent_app_type] => utility
[patent_app_number] => 12/553670
[patent_app_country] => US
[patent_app_date] => 2009-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 32
[patent_no_of_words] => 11703
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/018/08018765.pdf
[firstpage_image] =>[orig_patent_app_number] => 12553670
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/553670 | Three-dimensional magnetic memory | Sep 2, 2009 | Issued |