Kendra Ly

Array ( [id] => 55593 [patent_doc_number] => 07773435 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-08-10 [patent_title] => 'Semiconductor memory devices for controlling latency' [patent_app_type] => utility [patent_app_number] => 12/275692 [patent_app_country] => US [patent_app_date] => 2008-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 9436 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/773/07773435.pdf [firstpage_image] =>[orig_patent_app_number] => 12275692 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5562808 [patent_doc_number] => 20090135660 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-28 [patent_title] => 'Apparatus, memory device and method of improving redundancy' [patent_app_type] => utility [patent_app_number] => 12/292258 [patent_app_country] => US [patent_app_date] => 2008-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 8415 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0135/20090135660.pdf [firstpage_image] =>[orig_patent_app_number] => 12292258 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5408712 [patent_doc_number] => 20090122610 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-14 [patent_title] => 'Operation of a non-volatile memory array' [patent_app_type] => utility [patent_app_number] => 12/292240 [patent_app_country] => US [patent_app_date] => 2008-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 11843 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0122/20090122610.pdf [firstpage_image] =>[orig_patent_app_number] => 12292240 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5408695 [patent_doc_number] => 20090122593 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-14 [patent_title] => 'Write driver circuit for phase-change memory, memory including the same, and associated methods' [patent_app_type] => utility [patent_app_number] => 12/292200 [patent_app_country] => US [patent_app_date] => 2008-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6764 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0122/20090122593.pdf [firstpage_image] =>[orig_patent_app_number] => 12292200 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6276639 [patent_doc_number] => 20100118596 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-13 [patent_title] => 'Embedded DRAM with bias-independent capacitance' [patent_app_type] => utility [patent_app_number] => 12/291762 [patent_app_country] => US [patent_app_date] => 2008-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 9051 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0118/20100118596.pdf [firstpage_image] =>[orig_patent_app_number] => 12291762 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6276138 [patent_doc_number] => 20100118436 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-13 [patent_title] => 'PROTECTIVE COATINGS FOR DATA STORAGE DEVICES' [patent_app_type] => utility [patent_app_number] => 12/270121 [patent_app_country] => US [patent_app_date] => 2008-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4693 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0118/20100118436.pdf [firstpage_image] =>[orig_patent_app_number] => 12270121 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6276172 [patent_doc_number] => 20100118444 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-13 [patent_title] => 'FLEX CABLE FOR A HARD DISK DRIVE HAVING AN INTERROGATION TRACE' [patent_app_type] => utility [patent_app_number] => 12/266715 [patent_app_country] => US [patent_app_date] => 2008-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4415 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0118/20100118444.pdf [firstpage_image] =>[orig_patent_app_number] => 12266715 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5384335 [patent_doc_number] => 20090225579 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-10 [patent_title] => 'LOW COST, HIGH-DENSITY RECTIFIER MATRIX MEMORY' [patent_app_type] => utility [patent_app_number] => 12/265456 [patent_app_country] => US [patent_app_date] => 2008-11-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5473 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0225/20090225579.pdf [firstpage_image] =>[orig_patent_app_number] => 12265456 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6627855 [patent_doc_number] => 20100226164 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-09 [patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/680582 [patent_app_country] => US [patent_app_date] => 2008-10-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 25 [patent_no_of_words] => 9937 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0226/20100226164.pdf [firstpage_image] =>[orig_patent_app_number] => 12680582 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6547812 [patent_doc_number] => 20100271728 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-28 [patent_title] => 'METHOD FOR READ-OUT OF INFORMATION IN MAGNETIC RECORDING ELEMENT AND METHOD FOR READ-OUT OF INFORMATION IN MAGNETIC RANDOM ACCESS MEMORY' [patent_app_type] => utility [patent_app_number] => 12/738657 [patent_app_country] => US [patent_app_date] => 2008-10-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 21212 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0271/20100271728.pdf [firstpage_image] =>[orig_patent_app_number] => 12738657 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5359553 [patent_doc_number] => 20090034347 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-02-05 [patent_title] => 'HIGH SPEED DRAM ARCHITECTURE WITH UNIFORM ACCESS LATENCY' [patent_app_type] => utility [patent_app_number] => 12/249413 [patent_app_country] => US [patent_app_date] => 2008-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 7967 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0034/20090034347.pdf [firstpage_image] =>[orig_patent_app_number] => 12249413 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 105287 [patent_doc_number] => 07724590 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-05-25 [patent_title] => 'Memory controller with multiple delayed timing signals' [patent_app_type] => utility [patent_app_number] => 12/246415 [patent_app_country] => US [patent_app_date] => 2008-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 11561 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/724/07724590.pdf [firstpage_image] =>[orig_patent_app_number] => 12246415 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6331586 [patent_doc_number] => 20100246252 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-30 [patent_title] => 'NONVOLATILE SOLID STATE MAGNETIC MEMORY AND RECORDING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/682044 [patent_app_country] => US [patent_app_date] => 2008-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4643 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0246/20100246252.pdf [firstpage_image] =>[orig_patent_app_number] => 12682044 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6348652 [patent_doc_number] => 20100085823 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-08 [patent_title] => 'Optimizing Sram Performance over Extended Voltage or Process Range Using Self-Timed Calibration of Local Clock Generator' [patent_app_type] => utility [patent_app_number] => 12/244286 [patent_app_country] => US [patent_app_date] => 2008-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5887 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0085/20100085823.pdf [firstpage_image] =>[orig_patent_app_number] => 12244286 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4587661 [patent_doc_number] => 07835199 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-11-16 [patent_title] => 'Nonvolatile memory using resistance material' [patent_app_type] => utility [patent_app_number] => 12/244042 [patent_app_country] => US [patent_app_date] => 2008-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5672 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/835/07835199.pdf [firstpage_image] =>[orig_patent_app_number] => 12244042 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5440330 [patent_doc_number] => 20090091969 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-09 [patent_title] => 'RESISTANCE CHANGE MEMORY' [patent_app_type] => utility [patent_app_number] => 12/244036 [patent_app_country] => US [patent_app_date] => 2008-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 7788 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0091/20090091969.pdf [firstpage_image] =>[orig_patent_app_number] => 12244036 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 76598 [patent_doc_number] => 07751258 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-07-06 [patent_title] => 'Magnetic random access memory' [patent_app_type] => utility [patent_app_number] => 12/243350 [patent_app_country] => US [patent_app_date] => 2008-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 6591 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/751/07751258.pdf [firstpage_image] =>[orig_patent_app_number] => 12243350 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6368268 [patent_doc_number] => 20100080070 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-01 [patent_title] => 'Method for Reducing Power Consumption in a Volatile Memory and Related Device' [patent_app_type] => utility [patent_app_number] => 12/243944 [patent_app_country] => US [patent_app_date] => 2008-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 4052 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0080/20100080070.pdf [firstpage_image] =>[orig_patent_app_number] => 12243944 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5457111 [patent_doc_number] => 20090257263 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-15 [patent_title] => 'Method and Apparatus for Computer Memory' [patent_app_type] => utility [patent_app_number] => 12/243764 [patent_app_country] => US [patent_app_date] => 2008-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1781 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0257/20090257263.pdf [firstpage_image] =>[orig_patent_app_number] => 12243764 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4587484 [patent_doc_number] => 07835172 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-11-16 [patent_title] => 'System and method of operation for resistive change memory' [patent_app_type] => utility [patent_app_number] => 12/243836 [patent_app_country] => US [patent_app_date] => 2008-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 20 [patent_no_of_words] => 13048 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/835/07835172.pdf [firstpage_image] =>[orig_patent_app_number] => 12243836 [rel_patent_id] =>[rel_patent_doc_number] =>)