
Kenneth E. Peterson
Examiner (ID: 12041, Phone: (571)272-4512 , Office: P/3724 )
| Most Active Art Unit | 3724 |
| Art Unit(s) | 2899, 1921, 3204, 3724 |
| Total Applications | 1907 |
| Issued Applications | 1078 |
| Pending Applications | 69 |
| Abandoned Applications | 762 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20776373
[patent_doc_number] => 12660065
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-16
[patent_title] => Current-limiting circuit for LED power supply
[patent_app_type] => utility
[patent_app_number] => 19/456932
[patent_app_country] => US
[patent_app_date] => 2026-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 2320
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19456932
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/456932 | Current-limiting circuit for LED power supply | Jan 21, 2026 | Issued |
Array
(
[id] => 20382485
[patent_doc_number] => 20250364978
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-27
[patent_title] => CLOCK CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 19/208964
[patent_app_country] => US
[patent_app_date] => 2025-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19208964
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/208964 | CLOCK CIRCUIT | May 14, 2025 | Pending |
Array
(
[id] => 20284642
[patent_doc_number] => 20250309884
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-02
[patent_title] => SWITCH DEVICE, LOAD DRIVE SYSTEM, AND SWITCH SYSTEM
[patent_app_type] => utility
[patent_app_number] => 19/090563
[patent_app_country] => US
[patent_app_date] => 2025-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11111
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19090563
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/090563 | SWITCH DEVICE, LOAD DRIVE SYSTEM, AND SWITCH SYSTEM | Mar 25, 2025 | Pending |
Array
(
[id] => 20236359
[patent_doc_number] => 20250293678
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-09-18
[patent_title] => CIRCUIT WITH A LATCH HAVING SETS OF INVERTERS
[patent_app_type] => utility
[patent_app_number] => 19/071028
[patent_app_country] => US
[patent_app_date] => 2025-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19071028
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/071028 | CIRCUIT WITH A LATCH HAVING SETS OF INVERTERS | Mar 4, 2025 | Pending |
Array
(
[id] => 20223532
[patent_doc_number] => 20250286463
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-09-11
[patent_title] => GATE DRIVER CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 19/068163
[patent_app_country] => US
[patent_app_date] => 2025-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3120
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19068163
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/068163 | GATE DRIVER CIRCUIT | Mar 2, 2025 | Pending |
Array
(
[id] => 20064258
[patent_doc_number] => 20250202480
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-19
[patent_title] => METHODS AND APPARATUS TO CONVERT ANALOG VOLTAGES TO DELAY SIGNALS
[patent_app_type] => utility
[patent_app_number] => 19/066630
[patent_app_country] => US
[patent_app_date] => 2025-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7807
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 248
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19066630
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/066630 | METHODS AND APPARATUS TO CONVERT ANALOG VOLTAGES TO DELAY SIGNALS | Feb 27, 2025 | Pending |
Array
(
[id] => 20236361
[patent_doc_number] => 20250293680
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-09-18
[patent_title] => CIRCUIT, SYSTEM AND METHOD RELATED TO A DUAL GATE TRANSISTOR ARRANGEMENT
[patent_app_type] => utility
[patent_app_number] => 19/064163
[patent_app_country] => US
[patent_app_date] => 2025-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1104
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19064163
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/064163 | CIRCUIT, SYSTEM AND METHOD RELATED TO A DUAL GATE TRANSISTOR ARRANGEMENT | Feb 25, 2025 | Pending |
Array
(
[id] => 20054565
[patent_doc_number] => 20250192787
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-12
[patent_title] => DUAL MODE PHASE-LOCKED LOOP CIRCUIT, OSCILLATOR CIRCUIT, AND CONTROL METHOD OF OSCILLATOR CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 19/054912
[patent_app_country] => US
[patent_app_date] => 2025-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4274
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19054912
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/054912 | DUAL MODE PHASE-LOCKED LOOP CIRCUIT, OSCILLATOR CIRCUIT, AND CONTROL METHOD OF OSCILLATOR CIRCUIT | Feb 16, 2025 | Pending |
Array
(
[id] => 20642343
[patent_doc_number] => 20260100703
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-04-09
[patent_title] => SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING THEREOF
[patent_app_type] => utility
[patent_app_number] => 19/054173
[patent_app_country] => US
[patent_app_date] => 2025-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2342
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19054173
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/054173 | SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING THEREOF | Feb 13, 2025 | Pending |
Array
(
[id] => 20182870
[patent_doc_number] => 20250266828
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-21
[patent_title] => Switching circuit
[patent_app_type] => utility
[patent_app_number] => 19/052921
[patent_app_country] => US
[patent_app_date] => 2025-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19052921
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/052921 | Switching circuit | Feb 12, 2025 | Pending |
Array
(
[id] => 20151910
[patent_doc_number] => 20250251748
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-07
[patent_title] => Voltage follower
[patent_app_type] => utility
[patent_app_number] => 19/034333
[patent_app_country] => US
[patent_app_date] => 2025-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19034333
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/034333 | Voltage follower | Jan 21, 2025 | Pending |
Array
(
[id] => 20589083
[patent_doc_number] => 20260074680
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-03-12
[patent_title] => High-Side Switch System, Method for Controlling the Same, Integrated Circuit Chip, and Electronic Device
[patent_app_type] => utility
[patent_app_number] => 19/034548
[patent_app_country] => US
[patent_app_date] => 2025-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4801
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19034548
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/034548 | High-Side Switch System, Method for Controlling the Same, Integrated Circuit Chip, and Electronic Device | Jan 21, 2025 | Pending |
Array
(
[id] => 20382495
[patent_doc_number] => 20250364988
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-27
[patent_title] => SEMICONDUCTOR DRIVE DEVICE AND SEMICONDUCTOR MODULE
[patent_app_type] => utility
[patent_app_number] => 19/032528
[patent_app_country] => US
[patent_app_date] => 2025-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 884
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19032528
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/032528 | SEMICONDUCTOR DRIVE DEVICE AND SEMICONDUCTOR MODULE | Jan 20, 2025 | Pending |
Array
(
[id] => 20124980
[patent_doc_number] => 20250240011
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-24
[patent_title] => ELECTRONIC CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/986704
[patent_app_country] => US
[patent_app_date] => 2024-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1132
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18986704
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/986704 | ELECTRONIC CIRCUIT | Dec 18, 2024 | Pending |
Array
(
[id] => 20782077
[patent_doc_number] => 20260170274
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-06-18
[patent_title] => CURRENT-SOURCING TEMPERATURE COMPENSATED LOGARITHMIC TRANSIMPEDANCE AMPLIFIER USING NPN MATCHED TRANSISTORS WITH OUTPUT ADJUSTABLE VOLTAGE
[patent_app_type] => utility
[patent_app_number] => 18/985821
[patent_app_country] => US
[patent_app_date] => 2024-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18985821
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/985821 | CURRENT-SOURCING TEMPERATURE COMPENSATED LOGARITHMIC TRANSIMPEDANCE AMPLIFIER USING NPN MATCHED TRANSISTORS WITH OUTPUT ADJUSTABLE VOLTAGE | Dec 17, 2024 | Pending |
Array
(
[id] => 19894689
[patent_doc_number] => 20250120001
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-10
[patent_title] => ELECTRONIC POST FOR AMUSEMENT PARK SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/981857
[patent_app_country] => US
[patent_app_date] => 2024-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9834
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18981857
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/981857 | ELECTRONIC POST FOR AMUSEMENT PARK SYSTEM | Dec 15, 2024 | Pending |
Array
(
[id] => 19994457
[patent_doc_number] => 20250132679
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-24
[patent_title] => Voltage Transient Controlling in Configurable Integrated Voltage Regulation Schemes
[patent_app_type] => utility
[patent_app_number] => 18/981342
[patent_app_country] => US
[patent_app_date] => 2024-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8943
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18981342
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/981342 | Voltage Transient Controlling in Configurable Integrated Voltage Regulation Schemes | Dec 12, 2024 | Pending |
Array
(
[id] => 20827496
[patent_doc_number] => 12681056
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-07-14
[patent_title] => Voltage droop detection
[patent_app_type] => utility
[patent_app_number] => 18/925346
[patent_app_country] => US
[patent_app_date] => 2024-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 1189
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18925346
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/925346 | VOLTAGE DROOP DETECTION | Oct 23, 2024 | Pending |
Array
(
[id] => 20747160
[patent_doc_number] => 12647090
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-02
[patent_title] => Capacitive coupling isolation device and receiving circuit
[patent_app_type] => utility
[patent_app_number] => 18/922367
[patent_app_country] => US
[patent_app_date] => 2024-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1189
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18922367
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/922367 | Capacitive coupling isolation device and receiving circuit | Oct 20, 2024 | Issued |
Array
(
[id] => 20312547
[patent_doc_number] => 20250330176
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-23
[patent_title] => CLOCK TRANSMISSION CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/918069
[patent_app_country] => US
[patent_app_date] => 2024-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13940
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18918069
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/918069 | CLOCK TRANSMISSION CIRCUIT | Oct 16, 2024 | Pending |