Kenneth J. Hansen

Array ( [id] => 1151930 [patent_doc_number] => 06767782 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-07-27 [patent_title] => 'Manufacturing method of semiconductor device' [patent_app_type] => B2 [patent_app_number] => 10/082311 [patent_app_country] => US [patent_app_date] => 2002-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 34 [patent_figures_cnt] => 39 [patent_no_of_words] => 10444 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/767/06767782.pdf [firstpage_image] =>[orig_patent_app_number] => 10082311 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1264535 [patent_doc_number] => 06660633 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-09 [patent_title] => 'Method of reducing electromigration in a copper line by electroplating an interim copper-zinc alloy thin film on a copper surface and a semiconductor device thereby formed' [patent_app_type] => B1 [patent_app_number] => 10/083809 [patent_app_country] => US [patent_app_date] => 2002-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 6111 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/660/06660633.pdf [firstpage_image] =>[orig_patent_app_number] => 10083809 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1354874 [patent_doc_number] => 06576548 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-10 [patent_title] => 'Method of manufacturing a semiconductor device with reliable contacts/vias' [patent_app_type] => B1 [patent_app_number] => 10/079861 [patent_app_country] => US [patent_app_date] => 2002-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2413 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/576/06576548.pdf [firstpage_image] =>[orig_patent_app_number] => 10079861 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1188859 [patent_doc_number] => 06734090 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-11 [patent_title] => 'Method of making an edge seal for a semiconductor device' [patent_app_type] => B2 [patent_app_number] => 10/078861 [patent_app_country] => US [patent_app_date] => 2002-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 4050 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/734/06734090.pdf [firstpage_image] =>[orig_patent_app_number] => 10078861 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6427888 [patent_doc_number] => 20020175424 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-28 [patent_title] => 'Process of forming metal surfaces compatible with a wire bonding and semiconductor integrated circuits manufactured by the process' [patent_app_type] => new [patent_app_number] => 10/078243 [patent_app_country] => US [patent_app_date] => 2002-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4471 [patent_no_of_claims] => 78 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0175/20020175424.pdf [firstpage_image] =>[orig_patent_app_number] => 10078243 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1264509 [patent_doc_number] => 06660624 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-12-09 [patent_title] => 'Method for reducing fluorine induced defects on a bonding pad surface' [patent_app_type] => B2 [patent_app_number] => 10/076891 [patent_app_country] => US [patent_app_date] => 2002-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 8 [patent_no_of_words] => 2784 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/660/06660624.pdf [firstpage_image] =>[orig_patent_app_number] => 10076891 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1394849 [patent_doc_number] => 06541378 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-01 [patent_title] => 'Low-temperature HDI fabrication' [patent_app_type] => B1 [patent_app_number] => 10/075684 [patent_app_country] => US [patent_app_date] => 2002-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 15 [patent_no_of_words] => 6354 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/541/06541378.pdf [firstpage_image] =>[orig_patent_app_number] => 10075684 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1386510 [patent_doc_number] => 06548398 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-15 [patent_title] => 'Production method of semiconductor device and production device therefor' [patent_app_type] => B1 [patent_app_number] => 10/049282 [patent_app_country] => US [patent_app_date] => 2002-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7640 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 27 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/548/06548398.pdf [firstpage_image] =>[orig_patent_app_number] => 10049282 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1209391 [patent_doc_number] => 06713382 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-03-30 [patent_title] => 'Vapor treatment for repairing damage of low-k dielectric' [patent_app_type] => B1 [patent_app_number] => 10/059268 [patent_app_country] => US [patent_app_date] => 2002-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 5421 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/713/06713382.pdf [firstpage_image] =>[orig_patent_app_number] => 10059268 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1500405 [patent_doc_number] => 06486054 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-26 [patent_title] => 'Method to achieve robust solder bump height' [patent_app_type] => B1 [patent_app_number] => 10/058472 [patent_app_country] => US [patent_app_date] => 2002-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 1640 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 220 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/486/06486054.pdf [firstpage_image] =>[orig_patent_app_number] => 10058472 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1346652 [patent_doc_number] => 06583055 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-24 [patent_title] => 'Method of forming stepped contact trench for semiconductor devices' [patent_app_type] => B1 [patent_app_number] => 10/057142 [patent_app_country] => US [patent_app_date] => 2002-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 16 [patent_no_of_words] => 2557 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/583/06583055.pdf [firstpage_image] =>[orig_patent_app_number] => 10057142 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1532235 [patent_doc_number] => 06488509 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-12-03 [patent_title] => 'Plug filling for dual-damascene process' [patent_app_type] => B1 [patent_app_number] => 10/055092 [patent_app_country] => US [patent_app_date] => 2002-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 13 [patent_no_of_words] => 1862 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 252 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/488/06488509.pdf [firstpage_image] =>[orig_patent_app_number] => 10055092 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1416045 [patent_doc_number] => 06509207 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-01-21 [patent_title] => 'Soldering method and apparatus for a chip and electronic devices' [patent_app_type] => B1 [patent_app_number] => 10/055272 [patent_app_country] => US [patent_app_date] => 2002-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 877 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/509/06509207.pdf [firstpage_image] =>[orig_patent_app_number] => 10055272 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1416554 [patent_doc_number] => 06518184 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-11 [patent_title] => 'Enhancement of an interconnect' [patent_app_type] => B1 [patent_app_number] => 10/051971 [patent_app_country] => US [patent_app_date] => 2002-01-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 7043 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/518/06518184.pdf [firstpage_image] =>[orig_patent_app_number] => 10051971 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1415626 [patent_doc_number] => 06511905 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-01-28 [patent_title] => 'Semiconductor device with Si-Ge layer-containing low resistance, tunable contact' [patent_app_type] => B1 [patent_app_number] => 10/035221 [patent_app_country] => US [patent_app_date] => 2002-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 21 [patent_no_of_words] => 3664 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 31 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/511/06511905.pdf [firstpage_image] =>[orig_patent_app_number] => 10035221 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6745301 [patent_doc_number] => 20030022484 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-30 [patent_title] => 'Method of forming inter-dielectric layer in semiconductor device' [patent_app_type] => new [patent_app_number] => 10/028972 [patent_app_country] => US [patent_app_date] => 2001-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2899 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0022/20030022484.pdf [firstpage_image] =>[orig_patent_app_number] => 10028972 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6297229 [patent_doc_number] => 20020092159 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-07-18 [patent_title] => 'Multi-layer interconnect' [patent_app_type] => new [patent_app_number] => 10/028261 [patent_app_country] => US [patent_app_date] => 2001-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 2709 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 29 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0092/20020092159.pdf [firstpage_image] =>[orig_patent_app_number] => 10028261 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5968524 [patent_doc_number] => 20020090784 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-07-11 [patent_title] => 'Method for manufacturing a semiconductor device' [patent_app_type] => new [patent_app_number] => 10/021991 [patent_app_country] => US [patent_app_date] => 2001-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 4535 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0090/20020090784.pdf [firstpage_image] =>[orig_patent_app_number] => 10021991 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5968550 [patent_doc_number] => 20020090810 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-07-11 [patent_title] => 'Method of forming interconnectings in semiconductor devices' [patent_app_type] => new [patent_app_number] => 10/014921 [patent_app_country] => US [patent_app_date] => 2001-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2146 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 23 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0090/20020090810.pdf [firstpage_image] =>[orig_patent_app_number] => 10014921 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6753500 [patent_doc_number] => 20030001276 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-02 [patent_title] => 'Semiconductor device and method of manufacture thereof' [patent_app_type] => new [patent_app_number] => 10/182661 [patent_app_country] => US [patent_app_date] => 2002-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5291 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 45 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20030001276.pdf [firstpage_image] =>[orig_patent_app_number] => 10182661 [rel_patent_id] =>[rel_patent_doc_number] =>)