Kenneth J. Hansen

Array ( [id] => 4215120 [patent_doc_number] => 06087213 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-11 [patent_title] => 'Semiconductor memory device and manufacturing method thereof' [patent_app_type] => 1 [patent_app_number] => 9/094663 [patent_app_country] => US [patent_app_date] => 1998-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 16 [patent_no_of_words] => 4422 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/087/06087213.pdf [firstpage_image] =>[orig_patent_app_number] => 094663 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4101841 [patent_doc_number] => 06100156 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-08 [patent_title] => 'Method for forming a contact intermediate two adjacent electrical components' [patent_app_type] => 1 [patent_app_number] => 9/096727 [patent_app_country] => US [patent_app_date] => 1998-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 2494 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/100/06100156.pdf [firstpage_image] =>[orig_patent_app_number] => 096727 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4131393 [patent_doc_number] => 06146972 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-14 [patent_title] => 'Method for fabricating semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/095681 [patent_app_country] => US [patent_app_date] => 1998-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 24 [patent_no_of_words] => 4794 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/146/06146972.pdf [firstpage_image] =>[orig_patent_app_number] => 095681 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4235954 [patent_doc_number] => 06165897 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-26 [patent_title] => 'Void forming method for fabricating low dielectric constant dielectric layer' [patent_app_type] => 1 [patent_app_number] => 9/086823 [patent_app_country] => US [patent_app_date] => 1998-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 8091 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 334 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/165/06165897.pdf [firstpage_image] =>[orig_patent_app_number] => 086823 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4095032 [patent_doc_number] => 06096631 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-01 [patent_title] => 'Method of manufacturing semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/081010 [patent_app_country] => US [patent_app_date] => 1998-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 4145 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/096/06096631.pdf [firstpage_image] =>[orig_patent_app_number] => 081010 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4114162 [patent_doc_number] => 06046104 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-04 [patent_title] => 'Low pressure baked HSQ gap fill layer following barrier layer deposition for high integrity borderless vias' [patent_app_type] => 1 [patent_app_number] => 9/079520 [patent_app_country] => US [patent_app_date] => 1998-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 5113 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/046/06046104.pdf [firstpage_image] =>[orig_patent_app_number] => 079520 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4359157 [patent_doc_number] => 06169019 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-02 [patent_title] => 'Semiconductor apparatus and manufacturing method therefor' [patent_app_type] => 1 [patent_app_number] => 9/078493 [patent_app_country] => US [patent_app_date] => 1998-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 26 [patent_no_of_words] => 10013 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/169/06169019.pdf [firstpage_image] =>[orig_patent_app_number] => 078493 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4354364 [patent_doc_number] => 06218288 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-17 [patent_title] => 'Multiple step methods for forming conformal layers' [patent_app_type] => 1 [patent_app_number] => 9/076253 [patent_app_country] => US [patent_app_date] => 1998-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 7330 [patent_no_of_claims] => 53 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/218/06218288.pdf [firstpage_image] =>[orig_patent_app_number] => 076253 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4205136 [patent_doc_number] => 06077769 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-20 [patent_title] => 'Method of fabricating a daul damascene structure' [patent_app_type] => 1 [patent_app_number] => 9/072311 [patent_app_country] => US [patent_app_date] => 1998-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 13 [patent_no_of_words] => 2465 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/077/06077769.pdf [firstpage_image] =>[orig_patent_app_number] => 072311 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4106919 [patent_doc_number] => 06022800 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-08 [patent_title] => 'Method of forming barrier layer for tungsten plugs in interlayer dielectrics' [patent_app_type] => 1 [patent_app_number] => 9/069711 [patent_app_country] => US [patent_app_date] => 1998-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 1418 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/022/06022800.pdf [firstpage_image] =>[orig_patent_app_number] => 069711 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4191435 [patent_doc_number] => 06043151 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-28 [patent_title] => 'Method for forming a semiconductor connection with a top surface having an enlarged recess' [patent_app_type] => 1 [patent_app_number] => 9/059759 [patent_app_country] => US [patent_app_date] => 1998-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 3510 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/043/06043151.pdf [firstpage_image] =>[orig_patent_app_number] => 059759 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4197465 [patent_doc_number] => 06013547 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-11 [patent_title] => 'Process for creating a butt contact opening for a self-aligned contact structure' [patent_app_type] => 1 [patent_app_number] => 9/058121 [patent_app_country] => US [patent_app_date] => 1998-04-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 3144 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 357 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/013/06013547.pdf [firstpage_image] =>[orig_patent_app_number] => 058121 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4136753 [patent_doc_number] => 06015751 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-18 [patent_title] => 'Self-aligned connection to underlayer metal lines through unlanded via holes' [patent_app_type] => 1 [patent_app_number] => 9/055438 [patent_app_country] => US [patent_app_date] => 1998-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 23 [patent_no_of_words] => 4139 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 281 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/015/06015751.pdf [firstpage_image] =>[orig_patent_app_number] => 055438 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4145805 [patent_doc_number] => 06063682 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-16 [patent_title] => 'Ultra-shallow p-type junction having reduced sheet resistance and method for producing shallow junctions' [patent_app_type] => 1 [patent_app_number] => 9/049322 [patent_app_country] => US [patent_app_date] => 1998-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 4564 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/063/06063682.pdf [firstpage_image] =>[orig_patent_app_number] => 049322 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4185498 [patent_doc_number] => 06093597 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-25 [patent_title] => 'SRAM having P-channel TFT as load element with less series-connected high resistance' [patent_app_type] => 1 [patent_app_number] => 9/045837 [patent_app_country] => US [patent_app_date] => 1998-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 22 [patent_no_of_words] => 12047 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 230 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/093/06093597.pdf [firstpage_image] =>[orig_patent_app_number] => 045837 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4294421 [patent_doc_number] => 06184118 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-06 [patent_title] => 'Method for preventing the peeling of the tungsten metal after the metal-etching process' [patent_app_type] => 1 [patent_app_number] => 9/033372 [patent_app_country] => US [patent_app_date] => 1998-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1465 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/184/06184118.pdf [firstpage_image] =>[orig_patent_app_number] => 033372 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1528039 [patent_doc_number] => 06479341 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-12 [patent_title] => 'Capacitor over metal DRAM structure' [patent_app_type] => B1 [patent_app_number] => 09/033102 [patent_app_country] => US [patent_app_date] => 1998-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 3666 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 353 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/479/06479341.pdf [firstpage_image] =>[orig_patent_app_number] => 09033102 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3911219 [patent_doc_number] => 06001721 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-14 [patent_title] => 'Silicide and salicide on the same chip' [patent_app_type] => 1 [patent_app_number] => 9/025803 [patent_app_country] => US [patent_app_date] => 1998-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1694 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 261 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/001/06001721.pdf [firstpage_image] =>[orig_patent_app_number] => 025803 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4185963 [patent_doc_number] => 06093629 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-25 [patent_title] => 'Method of simplified contact etching and ion implantation for CMOS technology' [patent_app_type] => 1 [patent_app_number] => 9/017566 [patent_app_country] => US [patent_app_date] => 1998-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2413 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/093/06093629.pdf [firstpage_image] =>[orig_patent_app_number] => 017566 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3942314 [patent_doc_number] => 05946580 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-31 [patent_title] => 'Method to form elevated source/drain with solid phase diffused source/drain extension for MOSFET' [patent_app_type] => 1 [patent_app_number] => 9/013429 [patent_app_country] => US [patent_app_date] => 1998-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 2631 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/946/05946580.pdf [firstpage_image] =>[orig_patent_app_number] => 013429 [rel_patent_id] =>[rel_patent_doc_number] =>)