| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 3872271
[patent_doc_number] => 05768554
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-06-16
[patent_title] => 'Central processing unit'
[patent_app_type] => 1
[patent_app_number] => 8/591293
[patent_app_country] => US
[patent_app_date] => 1996-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8491
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 283
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/768/05768554.pdf
[firstpage_image] =>[orig_patent_app_number] => 591293
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/591293 | Central processing unit | Jan 24, 1996 | Issued |
Array
(
[id] => 3797040
[patent_doc_number] => 05758162
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-05-26
[patent_title] => 'Program translating apparatus and a processor which achieve high-speed execution of subroutine branch instructions'
[patent_app_type] => 1
[patent_app_number] => 8/589802
[patent_app_country] => US
[patent_app_date] => 1996-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 5245
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/758/05758162.pdf
[firstpage_image] =>[orig_patent_app_number] => 589802
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/589802 | Program translating apparatus and a processor which achieve high-speed execution of subroutine branch instructions | Jan 21, 1996 | Issued |
Array
(
[id] => 3794712
[patent_doc_number] => 05809306
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-09-15
[patent_title] => 'Variable address length compiler and processor improved in address management'
[patent_app_type] => 1
[patent_app_number] => 8/587338
[patent_app_country] => US
[patent_app_date] => 1996-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 33
[patent_no_of_words] => 23085
[patent_no_of_claims] => 61
[patent_no_of_ind_claims] => 15
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/809/05809306.pdf
[firstpage_image] =>[orig_patent_app_number] => 587338
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/587338 | Variable address length compiler and processor improved in address management | Jan 15, 1996 | Issued |
Array
(
[id] => 3546110
[patent_doc_number] => 05557660
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-09-17
[patent_title] => 'Program-controlled communication system whereby a call request is simultaneously signaled at a plurality of communication terminal equipment'
[patent_app_type] => 1
[patent_app_number] => 8/584912
[patent_app_country] => US
[patent_app_date] => 1996-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 6953
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 413
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/557/05557660.pdf
[firstpage_image] =>[orig_patent_app_number] => 584912
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/584912 | Program-controlled communication system whereby a call request is simultaneously signaled at a plurality of communication terminal equipment | Jan 10, 1996 | Issued |
Array
(
[id] => 3895271
[patent_doc_number] => 05826089
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-10-20
[patent_title] => 'Instruction translation unit configured to translate from a first instruction set to a second instruction set'
[patent_app_type] => 1
[patent_app_number] => 8/583154
[patent_app_country] => US
[patent_app_date] => 1996-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7084
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/826/05826089.pdf
[firstpage_image] =>[orig_patent_app_number] => 583154
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/583154 | Instruction translation unit configured to translate from a first instruction set to a second instruction set | Jan 3, 1996 | Issued |
Array
(
[id] => 3897731
[patent_doc_number] => 05765171
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-06-09
[patent_title] => 'Maintaining consistency of database replicas'
[patent_app_type] => 1
[patent_app_number] => 8/580954
[patent_app_country] => US
[patent_app_date] => 1995-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 5173
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 249
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/765/05765171.pdf
[firstpage_image] =>[orig_patent_app_number] => 580954
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/580954 | Maintaining consistency of database replicas | Dec 28, 1995 | Issued |
Array
(
[id] => 3839243
[patent_doc_number] => 05760769
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-06-02
[patent_title] => 'Apparatus and method for identifying a shared application program in a computer during teleconferencing'
[patent_app_type] => 1
[patent_app_number] => 8/577705
[patent_app_country] => US
[patent_app_date] => 1995-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4823
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/760/05760769.pdf
[firstpage_image] =>[orig_patent_app_number] => 577705
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/577705 | Apparatus and method for identifying a shared application program in a computer during teleconferencing | Dec 21, 1995 | Issued |
Array
(
[id] => 3633435
[patent_doc_number] => 05615350
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-03-25
[patent_title] => 'Apparatus to dynamically control the out-of-order execution of load-store instructions in a processor capable of dispatching, issuing and executing multiple instructions in a single processor cycle'
[patent_app_type] => 1
[patent_app_number] => 8/563859
[patent_app_country] => US
[patent_app_date] => 1995-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3856
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 350
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/615/05615350.pdf
[firstpage_image] =>[orig_patent_app_number] => 563859
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/563859 | Apparatus to dynamically control the out-of-order execution of load-store instructions in a processor capable of dispatching, issuing and executing multiple instructions in a single processor cycle | Nov 30, 1995 | Issued |
Array
(
[id] => 3735148
[patent_doc_number] => 05682554
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-10-28
[patent_title] => 'Apparatus and method for handling data transfer between a general purpose computer and a cooperating processor'
[patent_app_type] => 1
[patent_app_number] => 8/557928
[patent_app_country] => US
[patent_app_date] => 1995-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 8462
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 408
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/682/05682554.pdf
[firstpage_image] =>[orig_patent_app_number] => 557928
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/557928 | Apparatus and method for handling data transfer between a general purpose computer and a cooperating processor | Nov 13, 1995 | Issued |
| 08/554251 | ALGORITHMIC MODELING OF TES PROCESSES FOR SIMULATION ANALYSIS | Nov 7, 1995 | Abandoned |
Array
(
[id] => 3629491
[patent_doc_number] => 05615085
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-03-25
[patent_title] => 'Temperature control for add-on electronic devices'
[patent_app_type] => 1
[patent_app_number] => 8/590108
[patent_app_country] => US
[patent_app_date] => 1995-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 45
[patent_no_of_words] => 22601
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 318
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/615/05615085.pdf
[firstpage_image] =>[orig_patent_app_number] => 590108
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/590108 | Temperature control for add-on electronic devices | Nov 5, 1995 | Issued |
| 08/548699 | COMPUTER SYSTEM EMPLOYING STREAMING BUFFER FOR INSTRUCTION PREFETCHING | Oct 25, 1995 | Abandoned |
Array
(
[id] => 3871415
[patent_doc_number] => 05706489
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-01-06
[patent_title] => 'Method for a CPU to utilize a parallel instruction execution processing facility for assisting in the processing of the accessed data'
[patent_app_type] => 1
[patent_app_number] => 8/544496
[patent_app_country] => US
[patent_app_date] => 1995-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 7670
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 356
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/706/05706489.pdf
[firstpage_image] =>[orig_patent_app_number] => 544496
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/544496 | Method for a CPU to utilize a parallel instruction execution processing facility for assisting in the processing of the accessed data | Oct 17, 1995 | Issued |
Array
(
[id] => 3835903
[patent_doc_number] => 05790800
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-08-04
[patent_title] => 'Client application program mobilizer'
[patent_app_type] => 1
[patent_app_number] => 8/543096
[patent_app_country] => US
[patent_app_date] => 1995-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5518
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/790/05790800.pdf
[firstpage_image] =>[orig_patent_app_number] => 543096
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/543096 | Client application program mobilizer | Oct 12, 1995 | Issued |
Array
(
[id] => 3871357
[patent_doc_number] => 05706485
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-01-06
[patent_title] => 'Method and apparatus for synchronizing clock signals in a multiple die circuit including a stop clock feature'
[patent_app_type] => 1
[patent_app_number] => 8/536195
[patent_app_country] => US
[patent_app_date] => 1995-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 3942
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/706/05706485.pdf
[firstpage_image] =>[orig_patent_app_number] => 536195
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/536195 | Method and apparatus for synchronizing clock signals in a multiple die circuit including a stop clock feature | Sep 28, 1995 | Issued |
Array
(
[id] => 4057496
[patent_doc_number] => 05913035
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-06-15
[patent_title] => 'Computer network availability system'
[patent_app_type] => 1
[patent_app_number] => 8/536596
[patent_app_country] => US
[patent_app_date] => 1995-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 3168
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/913/05913035.pdf
[firstpage_image] =>[orig_patent_app_number] => 536596
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/536596 | Computer network availability system | Sep 28, 1995 | Issued |
| 08/536099 | METHOD AND APPARATUS FOR MANAGING THE FLOW OF DATA WITHIN A SWITCHING DEVICE | Sep 28, 1995 | Abandoned |
Array
(
[id] => 3972246
[patent_doc_number] => 05978813
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-02
[patent_title] => 'System for providing synchronization between a local area network and a distributing computer environment'
[patent_app_type] => 1
[patent_app_number] => 8/533296
[patent_app_country] => US
[patent_app_date] => 1995-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 10253
[patent_no_of_claims] => 51
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/978/05978813.pdf
[firstpage_image] =>[orig_patent_app_number] => 533296
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/533296 | System for providing synchronization between a local area network and a distributing computer environment | Sep 24, 1995 | Issued |
Array
(
[id] => 3795012
[patent_doc_number] => 05809323
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-09-15
[patent_title] => 'Method and apparatus for executing fixed-point instructions within idle execution units of a superscalar processor'
[patent_app_type] => 1
[patent_app_number] => 8/530552
[patent_app_country] => US
[patent_app_date] => 1995-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3932
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 326
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/809/05809323.pdf
[firstpage_image] =>[orig_patent_app_number] => 530552
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/530552 | Method and apparatus for executing fixed-point instructions within idle execution units of a superscalar processor | Sep 18, 1995 | Issued |
Array
(
[id] => 3782821
[patent_doc_number] => 05850542
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-12-15
[patent_title] => 'Microprocessor instruction hedge-fetching in a multiprediction branch environment'
[patent_app_type] => 1
[patent_app_number] => 8/528905
[patent_app_country] => US
[patent_app_date] => 1995-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2776
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/850/05850542.pdf
[firstpage_image] =>[orig_patent_app_number] => 528905
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/528905 | Microprocessor instruction hedge-fetching in a multiprediction branch environment | Sep 14, 1995 | Issued |