| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 4173683
[patent_doc_number] => 06104874
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-15
[patent_title] => 'Object oriented framework mechanism for order processing including pre-defined extensible classes for defining an order processing environment'
[patent_app_type] => 1
[patent_app_number] => 8/729206
[patent_app_country] => US
[patent_app_date] => 1996-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 19
[patent_no_of_words] => 13049
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 376
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/104/06104874.pdf
[firstpage_image] =>[orig_patent_app_number] => 729206
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/729206 | Object oriented framework mechanism for order processing including pre-defined extensible classes for defining an order processing environment | Oct 14, 1996 | Issued |
Array
(
[id] => 4057650
[patent_doc_number] => 05996066
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-30
[patent_title] => 'Partitioned multiply and add/subtract instruction for CPU with integrated graphics functions'
[patent_app_type] => 1
[patent_app_number] => 8/722442
[patent_app_country] => US
[patent_app_date] => 1996-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 19
[patent_no_of_words] => 5089
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/996/05996066.pdf
[firstpage_image] =>[orig_patent_app_number] => 722442
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/722442 | Partitioned multiply and add/subtract instruction for CPU with integrated graphics functions | Oct 9, 1996 | Issued |
Array
(
[id] => 3961400
[patent_doc_number] => 05974498
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-10-26
[patent_title] => 'Loading page register with page value in branch instruction for as fast access to memory extension as in-page access'
[patent_app_type] => 1
[patent_app_number] => 8/719040
[patent_app_country] => US
[patent_app_date] => 1996-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4234
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/974/05974498.pdf
[firstpage_image] =>[orig_patent_app_number] => 719040
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/719040 | Loading page register with page value in branch instruction for as fast access to memory extension as in-page access | Sep 23, 1996 | Issued |
Array
(
[id] => 3999848
[patent_doc_number] => 05960006
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-09-28
[patent_title] => 'MPEG decoding system adjusting the presentation in a predetermined manner based on the actual and requested decoding time'
[patent_app_type] => 1
[patent_app_number] => 8/717843
[patent_app_country] => US
[patent_app_date] => 1996-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 4379
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/960/05960006.pdf
[firstpage_image] =>[orig_patent_app_number] => 717843
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/717843 | MPEG decoding system adjusting the presentation in a predetermined manner based on the actual and requested decoding time | Sep 22, 1996 | Issued |
Array
(
[id] => 3967764
[patent_doc_number] => 05983350
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-09
[patent_title] => 'Secure firewall supporting different levels of authentication based on address or encryption status'
[patent_app_type] => 1
[patent_app_number] => 8/715343
[patent_app_country] => US
[patent_app_date] => 1996-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6615
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/983/05983350.pdf
[firstpage_image] =>[orig_patent_app_number] => 715343
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/715343 | Secure firewall supporting different levels of authentication based on address or encryption status | Sep 17, 1996 | Issued |
Array
(
[id] => 3839281
[patent_doc_number] => 05732234
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-03-24
[patent_title] => 'System for obtaining parallel execution of existing instructions in a particulr data processing configuration by compounding rules based on instruction categories'
[patent_app_type] => 1
[patent_app_number] => 8/699689
[patent_app_country] => US
[patent_app_date] => 1996-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 21
[patent_no_of_words] => 10215
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/732/05732234.pdf
[firstpage_image] =>[orig_patent_app_number] => 699689
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/699689 | System for obtaining parallel execution of existing instructions in a particulr data processing configuration by compounding rules based on instruction categories | Aug 14, 1996 | Issued |
Array
(
[id] => 3704136
[patent_doc_number] => 05619387
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-04-08
[patent_title] => 'Disk storage device with spiral data track and incremental error offsets in angularly spaced imbedded concentric servo patterns'
[patent_app_type] => 1
[patent_app_number] => 8/689582
[patent_app_country] => US
[patent_app_date] => 1996-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9788
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 259
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/619/05619387.pdf
[firstpage_image] =>[orig_patent_app_number] => 689582
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/689582 | Disk storage device with spiral data track and incremental error offsets in angularly spaced imbedded concentric servo patterns | Aug 11, 1996 | Issued |
Array
(
[id] => 3818132
[patent_doc_number] => 05854901
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-12-29
[patent_title] => 'Method and apparatus for serverless internet protocol address discovery using source address of broadcast or unicast packet'
[patent_app_type] => 1
[patent_app_number] => 8/685043
[patent_app_country] => US
[patent_app_date] => 1996-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3083
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/854/05854901.pdf
[firstpage_image] =>[orig_patent_app_number] => 685043
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/685043 | Method and apparatus for serverless internet protocol address discovery using source address of broadcast or unicast packet | Jul 22, 1996 | Issued |
Array
(
[id] => 4236344
[patent_doc_number] => 06041383
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-03-21
[patent_title] => 'Establishing control of lock token for shared objects upon approval messages from all other processes'
[patent_app_type] => 1
[patent_app_number] => 8/681040
[patent_app_country] => US
[patent_app_date] => 1996-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 4695
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/041/06041383.pdf
[firstpage_image] =>[orig_patent_app_number] => 681040
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/681040 | Establishing control of lock token for shared objects upon approval messages from all other processes | Jul 21, 1996 | Issued |
Array
(
[id] => 4196817
[patent_doc_number] => 06021262
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-02-01
[patent_title] => 'System and method for detection of, notification of, and automated repair of problem conditions in a messaging system'
[patent_app_type] => 1
[patent_app_number] => 8/678819
[patent_app_country] => US
[patent_app_date] => 1996-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4816
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/021/06021262.pdf
[firstpage_image] =>[orig_patent_app_number] => 678819
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/678819 | System and method for detection of, notification of, and automated repair of problem conditions in a messaging system | Jul 11, 1996 | Issued |
Array
(
[id] => 3878059
[patent_doc_number] => 05793970
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-08-11
[patent_title] => 'Method and computer program product for converting message identification codes using a conversion map accesible via a data link'
[patent_app_type] => 1
[patent_app_number] => 8/680214
[patent_app_country] => US
[patent_app_date] => 1996-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5147
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/793/05793970.pdf
[firstpage_image] =>[orig_patent_app_number] => 680214
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/680214 | Method and computer program product for converting message identification codes using a conversion map accesible via a data link | Jul 10, 1996 | Issued |
Array
(
[id] => 3821592
[patent_doc_number] => 05770894
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-06-23
[patent_title] => 'Parallel processing method having arithmetical conditions code based instructions substituted for conventional branches'
[patent_app_type] => 1
[patent_app_number] => 8/678008
[patent_app_country] => US
[patent_app_date] => 1996-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 5833
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/770/05770894.pdf
[firstpage_image] =>[orig_patent_app_number] => 678008
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/678008 | Parallel processing method having arithmetical conditions code based instructions substituted for conventional branches | Jul 9, 1996 | Issued |
Array
(
[id] => 4191111
[patent_doc_number] => 06020885
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-02-01
[patent_title] => 'Three-dimensional virtual reality space sharing method and system using local and global object identification codes'
[patent_app_type] => 1
[patent_app_number] => 8/676545
[patent_app_country] => US
[patent_app_date] => 1996-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 29
[patent_no_of_words] => 15951
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 14
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/020/06020885.pdf
[firstpage_image] =>[orig_patent_app_number] => 676545
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/676545 | Three-dimensional virtual reality space sharing method and system using local and global object identification codes | Jul 8, 1996 | Issued |
Array
(
[id] => 3796160
[patent_doc_number] => 05819030
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-10-06
[patent_title] => 'System and method for configuring a server computer for optimal performance for a particular server type'
[patent_app_type] => 1
[patent_app_number] => 8/674891
[patent_app_country] => US
[patent_app_date] => 1996-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 5870
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 330
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/819/05819030.pdf
[firstpage_image] =>[orig_patent_app_number] => 674891
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/674891 | System and method for configuring a server computer for optimal performance for a particular server type | Jul 2, 1996 | Issued |
Array
(
[id] => 1443871
[patent_doc_number] => 06496841
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-12-17
[patent_title] => 'Techniques for identifying and manipulating quoted or reproduced material using a quote bar'
[patent_app_type] => B1
[patent_app_number] => 08/670904
[patent_app_country] => US
[patent_app_date] => 1996-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 18
[patent_no_of_words] => 5544
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/496/06496841.pdf
[firstpage_image] =>[orig_patent_app_number] => 08670904
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/670904 | Techniques for identifying and manipulating quoted or reproduced material using a quote bar | Jun 25, 1996 | Issued |
Array
(
[id] => 3807084
[patent_doc_number] => 05842008
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-11-24
[patent_title] => 'Method and apparatus for implementing a branch target buffer cache with multiple BTB banks'
[patent_app_type] => 1
[patent_app_number] => 8/665516
[patent_app_country] => US
[patent_app_date] => 1996-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4498
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/842/05842008.pdf
[firstpage_image] =>[orig_patent_app_number] => 665516
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/665516 | Method and apparatus for implementing a branch target buffer cache with multiple BTB banks | Jun 17, 1996 | Issued |
Array
(
[id] => 3984330
[patent_doc_number] => 05887174
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-03-23
[patent_title] => 'System, method, and program product for instruction scheduling in the presence of hardware lookahead accomplished by the rescheduling of idle slots'
[patent_app_type] => 1
[patent_app_number] => 8/666719
[patent_app_country] => US
[patent_app_date] => 1996-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 13420
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/887/05887174.pdf
[firstpage_image] =>[orig_patent_app_number] => 666719
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/666719 | System, method, and program product for instruction scheduling in the presence of hardware lookahead accomplished by the rescheduling of idle slots | Jun 17, 1996 | Issued |
| 08/664813 | VIRTUAL POINT OF SALE PROCESSING UTILIZING A MULTICHANNEL COMMUNICATION ARCHITECTURE | Jun 16, 1996 | Abandoned |
| 08/665207 | METHODS FOR ESTABLISHING PATHS TO LOGICAL INTERNET PROTOCOL SUBNETWORKS OVER AN ATM NETWORK AT THE PHYSICAL DATA LINK LAYER | Jun 13, 1996 | Abandoned |
Array
(
[id] => 3897384
[patent_doc_number] => 05805851
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-09-08
[patent_title] => 'System for determining data dependencies among intra-bundle instructions queued and prior instructions in the queue'
[patent_app_type] => 1
[patent_app_number] => 8/662577
[patent_app_country] => US
[patent_app_date] => 1996-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 5220
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 252
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/805/05805851.pdf
[firstpage_image] =>[orig_patent_app_number] => 662577
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/662577 | System for determining data dependencies among intra-bundle instructions queued and prior instructions in the queue | Jun 12, 1996 | Issued |