| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 3989737
[patent_doc_number] => 05905893
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-05-18
[patent_title] => 'Microprocessor adapted for executing both a non-compressed fixed length instruction set and a compressed variable length instruction set'
[patent_app_type] => 1
[patent_app_number] => 8/659708
[patent_app_country] => US
[patent_app_date] => 1996-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 28
[patent_no_of_words] => 12052
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/905/05905893.pdf
[firstpage_image] =>[orig_patent_app_number] => 659708
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/659708 | Microprocessor adapted for executing both a non-compressed fixed length instruction set and a compressed variable length instruction set | Jun 9, 1996 | Issued |
Array
(
[id] => 3877915
[patent_doc_number] => 05793958
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-08-11
[patent_title] => 'Network interfacing system with modules for administrating various protocol layers for a plurality of OSI models'
[patent_app_type] => 1
[patent_app_number] => 8/624416
[patent_app_country] => US
[patent_app_date] => 1996-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 6182
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/793/05793958.pdf
[firstpage_image] =>[orig_patent_app_number] => 624416
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/624416 | Network interfacing system with modules for administrating various protocol layers for a plurality of OSI models | Jun 9, 1996 | Issued |
Array
(
[id] => 3919319
[patent_doc_number] => 05752042
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-05-12
[patent_title] => 'Server computer for selecting program updates for a client computer based on results of recognizer program(s) furnished to the client computer'
[patent_app_type] => 1
[patent_app_number] => 8/659841
[patent_app_country] => US
[patent_app_date] => 1996-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3432
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/752/05752042.pdf
[firstpage_image] =>[orig_patent_app_number] => 659841
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/659841 | Server computer for selecting program updates for a client computer based on results of recognizer program(s) furnished to the client computer | Jun 6, 1996 | Issued |
Array
(
[id] => 4021486
[patent_doc_number] => 05987539
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-16
[patent_title] => 'Method and apparatus for flushing a bridge device read buffer'
[patent_app_type] => 1
[patent_app_number] => 8/658704
[patent_app_country] => US
[patent_app_date] => 1996-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 127
[patent_figures_cnt] => 135
[patent_no_of_words] => 71082
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/987/05987539.pdf
[firstpage_image] =>[orig_patent_app_number] => 658704
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/658704 | Method and apparatus for flushing a bridge device read buffer | Jun 4, 1996 | Issued |
Array
(
[id] => 4198824
[patent_doc_number] => 06151324
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-11-21
[patent_title] => 'Aggregation of mac data flows through pre-established path between ingress and egress switch to reduce number of number connections'
[patent_app_type] => 1
[patent_app_number] => 8/657414
[patent_app_country] => US
[patent_app_date] => 1996-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 20
[patent_no_of_words] => 6087
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/151/06151324.pdf
[firstpage_image] =>[orig_patent_app_number] => 657414
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/657414 | Aggregation of mac data flows through pre-established path between ingress and egress switch to reduce number of number connections | Jun 2, 1996 | Issued |
Array
(
[id] => 4030258
[patent_doc_number] => 05907708
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-05-25
[patent_title] => 'System and method for facilitating avoidance of an exception of a predetermined type in a digital computer system by providing fix-up code for an instruction in response to detection of an exception condition resulting from execution thereof'
[patent_app_type] => 1
[patent_app_number] => 8/657112
[patent_app_country] => US
[patent_app_date] => 1996-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 8594
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/907/05907708.pdf
[firstpage_image] =>[orig_patent_app_number] => 657112
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/657112 | System and method for facilitating avoidance of an exception of a predetermined type in a digital computer system by providing fix-up code for an instruction in response to detection of an exception condition resulting from execution thereof | Jun 2, 1996 | Issued |
Array
(
[id] => 3850017
[patent_doc_number] => 05761490
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-06-02
[patent_title] => 'Changing the meaning of a pre-decode bit in a cache memory depending on branch prediction mode'
[patent_app_type] => 1
[patent_app_number] => 8/654440
[patent_app_country] => US
[patent_app_date] => 1996-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5264
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 264
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/761/05761490.pdf
[firstpage_image] =>[orig_patent_app_number] => 654440
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/654440 | Changing the meaning of a pre-decode bit in a cache memory depending on branch prediction mode | May 27, 1996 | Issued |
Array
(
[id] => 3894675
[patent_doc_number] => 05799165
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-08-25
[patent_title] => 'Out-of-order processing that removes an issued operation from an execution pipeline upon determining that the operation would cause a lengthy pipeline delay'
[patent_app_type] => 1
[patent_app_number] => 8/649242
[patent_app_country] => US
[patent_app_date] => 1996-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 19
[patent_no_of_words] => 31641
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 263
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/799/05799165.pdf
[firstpage_image] =>[orig_patent_app_number] => 649242
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/649242 | Out-of-order processing that removes an issued operation from an execution pipeline upon determining that the operation would cause a lengthy pipeline delay | May 15, 1996 | Issued |
Array
(
[id] => 3812888
[patent_doc_number] => 05828842
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-10-27
[patent_title] => 'Method of creating information for executing network management operations from a simplified definition of an operation sequence and providing a network management operation sequence, used in the information'
[patent_app_type] => 1
[patent_app_number] => 8/648419
[patent_app_country] => US
[patent_app_date] => 1996-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 54
[patent_figures_cnt] => 61
[patent_no_of_words] => 15148
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/828/05828842.pdf
[firstpage_image] =>[orig_patent_app_number] => 648419
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/648419 | Method of creating information for executing network management operations from a simplified definition of an operation sequence and providing a network management operation sequence, used in the information | May 14, 1996 | Issued |
Array
(
[id] => 3767661
[patent_doc_number] => 05721893
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-02-24
[patent_title] => 'Exploiting untagged branch prediction cache by relocating branches'
[patent_app_type] => 1
[patent_app_number] => 8/649142
[patent_app_country] => US
[patent_app_date] => 1996-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3706
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/721/05721893.pdf
[firstpage_image] =>[orig_patent_app_number] => 649142
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/649142 | Exploiting untagged branch prediction cache by relocating branches | May 13, 1996 | Issued |
Array
(
[id] => 3768418
[patent_doc_number] => 05721945
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-02-24
[patent_title] => 'Microprocessor configured to detect a DSP call instruction and to direct a DSP to execute a routine corresponding to the DSP call instruction'
[patent_app_type] => 1
[patent_app_number] => 8/643344
[patent_app_country] => US
[patent_app_date] => 1996-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5617
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/721/05721945.pdf
[firstpage_image] =>[orig_patent_app_number] => 643344
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/643344 | Microprocessor configured to detect a DSP call instruction and to direct a DSP to execute a routine corresponding to the DSP call instruction | May 5, 1996 | Issued |
Array
(
[id] => 3839550
[patent_doc_number] => 05732251
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-03-24
[patent_title] => 'DSP with register file and multi-function instruction sequencer for vector processing by MACU'
[patent_app_type] => 1
[patent_app_number] => 8/643342
[patent_app_country] => US
[patent_app_date] => 1996-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7747
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 444
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/732/05732251.pdf
[firstpage_image] =>[orig_patent_app_number] => 643342
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/643342 | DSP with register file and multi-function instruction sequencer for vector processing by MACU | May 5, 1996 | Issued |
Array
(
[id] => 3810118
[patent_doc_number] => 05842216
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-11-24
[patent_title] => 'System for sending small positive data notification messages over a network to indicate that a recipient node should obtain a particular version of a particular data item'
[patent_app_type] => 1
[patent_app_number] => 8/642345
[patent_app_country] => US
[patent_app_date] => 1996-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5479
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/842/05842216.pdf
[firstpage_image] =>[orig_patent_app_number] => 642345
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/642345 | System for sending small positive data notification messages over a network to indicate that a recipient node should obtain a particular version of a particular data item | May 2, 1996 | Issued |
Array
(
[id] => 3761379
[patent_doc_number] => 05802304
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-09-01
[patent_title] => 'Automatic dialer responsive to network programming interface access'
[patent_app_type] => 1
[patent_app_number] => 8/634244
[patent_app_country] => US
[patent_app_date] => 1996-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8634
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/802/05802304.pdf
[firstpage_image] =>[orig_patent_app_number] => 634244
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/634244 | Automatic dialer responsive to network programming interface access | Apr 17, 1996 | Issued |
Array
(
[id] => 3775697
[patent_doc_number] => 05742773
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-04-21
[patent_title] => 'Method and system for audio compression negotiation for multiple channels'
[patent_app_type] => 1
[patent_app_number] => 8/634243
[patent_app_country] => US
[patent_app_date] => 1996-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 7417
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/742/05742773.pdf
[firstpage_image] =>[orig_patent_app_number] => 634243
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/634243 | Method and system for audio compression negotiation for multiple channels | Apr 17, 1996 | Issued |
| 08/626698 | A METHOD FOR PACKING AND UNPACKING PACKED DATA | Apr 1, 1996 | Abandoned |
Array
(
[id] => 3915734
[patent_doc_number] => 05951649
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-09-14
[patent_title] => 'Network interconnecting apparatus having a separate forwarding engine object at each interface'
[patent_app_type] => 1
[patent_app_number] => 8/611333
[patent_app_country] => US
[patent_app_date] => 1996-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 26
[patent_no_of_words] => 15049
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/951/05951649.pdf
[firstpage_image] =>[orig_patent_app_number] => 611333
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/611333 | Network interconnecting apparatus having a separate forwarding engine object at each interface | Mar 7, 1996 | Issued |
Array
(
[id] => 3850261
[patent_doc_number] => 05761507
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-06-02
[patent_title] => 'Client/server architecture supporting concurrent servers within a server with a transaction manager providing server/connection decoupling'
[patent_app_type] => 1
[patent_app_number] => 8/610943
[patent_app_country] => US
[patent_app_date] => 1996-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 7335
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/761/05761507.pdf
[firstpage_image] =>[orig_patent_app_number] => 610943
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/610943 | Client/server architecture supporting concurrent servers within a server with a transaction manager providing server/connection decoupling | Mar 4, 1996 | Issued |
Array
(
[id] => 3836630
[patent_doc_number] => 05790845
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-08-04
[patent_title] => 'System with reservation instruction execution to store branch target address for use upon reaching the branch point'
[patent_app_type] => 1
[patent_app_number] => 8/607259
[patent_app_country] => US
[patent_app_date] => 1996-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 26
[patent_no_of_words] => 6604
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/790/05790845.pdf
[firstpage_image] =>[orig_patent_app_number] => 607259
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/607259 | System with reservation instruction execution to store branch target address for use upon reaching the branch point | Feb 20, 1996 | Issued |
| 08/602642 | A DENSE PROCESSOR CORE INCLUDING NONBRANCHING COMMON BUSES FOR COMMUNICATING DATA IN A MIXED INTEGER/FLOATING POINT SUPERSCALAR MICROPROCESSOR | Feb 15, 1996 | Abandoned |