| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 3438301
[patent_doc_number] => 05416912
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-05-16
[patent_title] => 'System for handling exceptions occurring during parallel execution of microinstructions'
[patent_app_type] => 1
[patent_app_number] => 8/104923
[patent_app_country] => US
[patent_app_date] => 1993-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 8093
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 508
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/416/05416912.pdf
[firstpage_image] =>[orig_patent_app_number] => 104923
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/104923 | System for handling exceptions occurring during parallel execution of microinstructions | Aug 10, 1993 | Issued |
Array
(
[id] => 3531886
[patent_doc_number] => 05490203
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-02-06
[patent_title] => 'Method and system utilizing a location caching strategy to locate nomadic users in a communication services system'
[patent_app_type] => 1
[patent_app_number] => 8/097148
[patent_app_country] => US
[patent_app_date] => 1993-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 8296
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/490/05490203.pdf
[firstpage_image] =>[orig_patent_app_number] => 097148
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/097148 | Method and system utilizing a location caching strategy to locate nomadic users in a communication services system | Jul 25, 1993 | Issued |
Array
(
[id] => 3495801
[patent_doc_number] => 05446906
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-08-29
[patent_title] => 'Method and apparatus for suspending and resuming a keyboard controller'
[patent_app_type] => 1
[patent_app_number] => 8/085647
[patent_app_country] => US
[patent_app_date] => 1993-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4695
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/446/05446906.pdf
[firstpage_image] =>[orig_patent_app_number] => 085647
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/085647 | Method and apparatus for suspending and resuming a keyboard controller | Jun 29, 1993 | Issued |
Array
(
[id] => 3127859
[patent_doc_number] => 05396616
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-03-07
[patent_title] => 'System for emulating multi-tasking pipelines in a single tasking environment'
[patent_app_type] => 1
[patent_app_number] => 8/076679
[patent_app_country] => US
[patent_app_date] => 1993-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 15
[patent_no_of_words] => 8334
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 249
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/396/05396616.pdf
[firstpage_image] =>[orig_patent_app_number] => 076679
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/076679 | System for emulating multi-tasking pipelines in a single tasking environment | Jun 14, 1993 | Issued |
| 08/073042 | INFORMATION PROCESSING APPARATUS INCLUDING MEANS FOR INQUIRING OF CAPACITY OF PRINTER MEMORY | Jun 7, 1993 | Pending |
| 08/071144 | SPECIFYING CONTEXTS IN CALLBACK STYLE PROGRAMMING | Jun 1, 1993 | Pending |
| 08/067268 | PARALLEL COMPUTER SYSTEM USING PROCESSING ELEMENTS | May 23, 1993 | Pending |
Array
(
[id] => 3127514
[patent_doc_number] => 05396598
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-03-07
[patent_title] => 'Event-driven signal processor interface having multiple paralleled microprocessor-controlled data processors for accurately receiving, timing and serially retransmitting asynchronous data with quickly variable data rates'
[patent_app_type] => 1
[patent_app_number] => 8/060140
[patent_app_country] => US
[patent_app_date] => 1993-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 23
[patent_no_of_words] => 14600
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 364
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/396/05396598.pdf
[firstpage_image] =>[orig_patent_app_number] => 060140
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/060140 | Event-driven signal processor interface having multiple paralleled microprocessor-controlled data processors for accurately receiving, timing and serially retransmitting asynchronous data with quickly variable data rates | May 6, 1993 | Issued |
| 08/058345 | METHOD AND APPARATUS FOR VERIFYING COMPATIBILITY BETWEEN MODULAR COMPONENTS IN A COMPUTER SYSTEM | May 4, 1993 | Pending |
Array
(
[id] => 3121189
[patent_doc_number] => 05418965
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-05-23
[patent_title] => 'Subroutine-type computer program for enhancing the speed of data processing in data management programs systems'
[patent_app_type] => 1
[patent_app_number] => 8/055919
[patent_app_country] => US
[patent_app_date] => 1993-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 10738
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 422
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/418/05418965.pdf
[firstpage_image] =>[orig_patent_app_number] => 055919
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/055919 | Subroutine-type computer program for enhancing the speed of data processing in data management programs systems | Apr 28, 1993 | Issued |
Array
(
[id] => 3458618
[patent_doc_number] => 05421021
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-05-30
[patent_title] => 'Circuit including a latching unit for holding instructions during execution for re-execution following exception handling'
[patent_app_type] => 1
[patent_app_number] => 8/047696
[patent_app_country] => US
[patent_app_date] => 1993-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 8107
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 495
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/421/05421021.pdf
[firstpage_image] =>[orig_patent_app_number] => 047696
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/047696 | Circuit including a latching unit for holding instructions during execution for re-execution following exception handling | Apr 13, 1993 | Issued |
Array
(
[id] => 3016423
[patent_doc_number] => 05375212
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-12-20
[patent_title] => 'System for re-execution of instruction after exception handling in first processing path while concurrently executing instructions in second processing path'
[patent_app_type] => 1
[patent_app_number] => 8/048361
[patent_app_country] => US
[patent_app_date] => 1993-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 8106
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 563
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/375/05375212.pdf
[firstpage_image] =>[orig_patent_app_number] => 048361
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/048361 | System for re-execution of instruction after exception handling in first processing path while concurrently executing instructions in second processing path | Apr 13, 1993 | Issued |
Array
(
[id] => 3837259
[patent_doc_number] => 05784292
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-07-21
[patent_title] => 'Merging integrated circuit mask databases formed by different design rules through global mask database edits'
[patent_app_type] => 1
[patent_app_number] => 8/047162
[patent_app_country] => US
[patent_app_date] => 1993-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3685
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 28
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/784/05784292.pdf
[firstpage_image] =>[orig_patent_app_number] => 047162
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/047162 | Merging integrated circuit mask databases formed by different design rules through global mask database edits | Apr 13, 1993 | Issued |
Array
(
[id] => 3430754
[patent_doc_number] => 05434999
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-07-18
[patent_title] => 'Safeguarded remote loading of service programs by authorizing loading in protected memory zones in a terminal'
[patent_app_type] => 1
[patent_app_number] => 8/044116
[patent_app_country] => US
[patent_app_date] => 1993-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 2862
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 401
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/434/05434999.pdf
[firstpage_image] =>[orig_patent_app_number] => 044116
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/044116 | Safeguarded remote loading of service programs by authorizing loading in protected memory zones in a terminal | Apr 7, 1993 | Issued |
Array
(
[id] => 3117544
[patent_doc_number] => 05448698
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-09-05
[patent_title] => 'Inter-processor communication system in which messages are stored at locations specified by the sender'
[patent_app_type] => 1
[patent_app_number] => 8/042957
[patent_app_country] => US
[patent_app_date] => 1993-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6748
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/448/05448698.pdf
[firstpage_image] =>[orig_patent_app_number] => 042957
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/042957 | Inter-processor communication system in which messages are stored at locations specified by the sender | Apr 4, 1993 | Issued |
Array
(
[id] => 3424445
[patent_doc_number] => 05412799
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-05-02
[patent_title] => 'Efficient data processor instrumentation for systematic program debugging and development'
[patent_app_type] => 1
[patent_app_number] => 8/041908
[patent_app_country] => US
[patent_app_date] => 1993-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 6079
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/412/05412799.pdf
[firstpage_image] =>[orig_patent_app_number] => 041908
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/041908 | Efficient data processor instrumentation for systematic program debugging and development | Apr 1, 1993 | Issued |
Array
(
[id] => 3454192
[patent_doc_number] => 05430852
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-07-04
[patent_title] => 'Control transfer method in system with multiple arithmetic units each with independent microprogram control by transferring start address and branch condition codes'
[patent_app_type] => 1
[patent_app_number] => 8/031941
[patent_app_country] => US
[patent_app_date] => 1993-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2548
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 285
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/430/05430852.pdf
[firstpage_image] =>[orig_patent_app_number] => 031941
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/031941 | Control transfer method in system with multiple arithmetic units each with independent microprogram control by transferring start address and branch condition codes | Mar 15, 1993 | Issued |
Array
(
[id] => 3961750
[patent_doc_number] => 05974522
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-10-26
[patent_title] => 'Machine for processing interrupted out-of-order instructions'
[patent_app_type] => 1
[patent_app_number] => 8/028757
[patent_app_country] => US
[patent_app_date] => 1993-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 3933
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/974/05974522.pdf
[firstpage_image] =>[orig_patent_app_number] => 028757
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/028757 | Machine for processing interrupted out-of-order instructions | Mar 8, 1993 | Issued |
Array
(
[id] => 3440585
[patent_doc_number] => 05463737
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-10-31
[patent_title] => 'Instruction buffer controller in processor enabling direct refetching of an instruction'
[patent_app_type] => 1
[patent_app_number] => 8/023432
[patent_app_country] => US
[patent_app_date] => 1993-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 4158
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/463/05463737.pdf
[firstpage_image] =>[orig_patent_app_number] => 023432
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/023432 | Instruction buffer controller in processor enabling direct refetching of an instruction | Feb 25, 1993 | Issued |
| 08/019240 | METHOD AND APPARATUS FOR INCORPORATING AN INTERACTIVE INTERFACE TO ALTERNATE SYSTEMS TO FORM A COMPOSITE SYSTEM | Feb 17, 1993 | Abandoned |