Kenneth S. Kim

Array ( [id] => 3093710 [patent_doc_number] => 05321821 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-14 [patent_title] => 'System for processing parameters in instructions of different format to execute the instructions using same microinstructions' [patent_app_type] => 1 [patent_app_number] => 7/954096 [patent_app_country] => US [patent_app_date] => 1992-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 36 [patent_no_of_words] => 13602 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 283 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/321/05321821.pdf [firstpage_image] =>[orig_patent_app_number] => 954096 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3015725 [patent_doc_number] => 05371871 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-06 [patent_title] => 'System for swapping in and out of system memory TSR programs by trapping interrupt calls for TSR and simulating system interrupt' [patent_app_type] => 1 [patent_app_number] => 7/951846 [patent_app_country] => US [patent_app_date] => 1992-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 4320 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 400 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/371/05371871.pdf [firstpage_image] =>[orig_patent_app_number] => 951846 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2902264 [patent_doc_number] => 05239663 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-08-24 [patent_title] => 'Self-adapting and multifunctional process and structure for the automated evaluation of logical or arithmetic expressions, particularly for extended database consultation' [patent_app_type] => 1 [patent_app_number] => 7/930562 [patent_app_country] => US [patent_app_date] => 1992-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 25 [patent_no_of_words] => 23420 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 500 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/239/05239663.pdf [firstpage_image] =>[orig_patent_app_number] => 930562 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3053194 [patent_doc_number] => 05377336 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-27 [patent_title] => 'Improved method to prefetch load instruction data' [patent_app_type] => 1 [patent_app_number] => 7/920947 [patent_app_country] => US [patent_app_date] => 1992-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 5978 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 317 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/377/05377336.pdf [firstpage_image] =>[orig_patent_app_number] => 920947 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2980039 [patent_doc_number] => 05202967 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-04-13 [patent_title] => 'Data processing apparatus for performing parallel decoding and parallel execution of a variable word length instruction' [patent_app_type] => 1 [patent_app_number] => 7/916804 [patent_app_country] => US [patent_app_date] => 1992-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 18 [patent_no_of_words] => 4114 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 251 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/202/05202967.pdf [firstpage_image] =>[orig_patent_app_number] => 916804 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3949868 [patent_doc_number] => 05940504 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-17 [patent_title] => 'Licensing management system and method in which datagrams including an address of a licensee and indicative of use of a licensed product are sent from the licensee\'s site' [patent_app_type] => 1 [patent_app_number] => 7/907934 [patent_app_country] => US [patent_app_date] => 1992-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6506 [patent_no_of_claims] => 105 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/940/05940504.pdf [firstpage_image] =>[orig_patent_app_number] => 907934 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3602950 [patent_doc_number] => 05488724 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-30 [patent_title] => 'Network controller with memory request and acknowledgement signals and a network adapter therewith' [patent_app_type] => 1 [patent_app_number] => 7/883748 [patent_app_country] => US [patent_app_date] => 1992-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 31 [patent_no_of_words] => 12178 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/488/05488724.pdf [firstpage_image] =>[orig_patent_app_number] => 883748 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2990519 [patent_doc_number] => 05257394 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-10-26 [patent_title] => 'Logical expression processing pipeline using pushdown stacks for a vector computer' [patent_app_type] => 1 [patent_app_number] => 7/872147 [patent_app_country] => US [patent_app_date] => 1992-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 3654 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 255 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/257/05257394.pdf [firstpage_image] =>[orig_patent_app_number] => 872147 [rel_patent_id] =>[rel_patent_doc_number] =>)