
Kenneth T. Lam
Examiner (ID: 13781)
| Most Active Art Unit | 2631 |
| Art Unit(s) | 2611, 2631 |
| Total Applications | 1162 |
| Issued Applications | 934 |
| Pending Applications | 88 |
| Abandoned Applications | 150 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18299558
[patent_doc_number] => 20230109244
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-06
[patent_title] => DISPLAY DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/833828
[patent_app_country] => US
[patent_app_date] => 2022-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11056
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17833828
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/833828 | DISPLAY DEVICE AND METHOD FOR MANUFACTURING THE SAME | Jun 5, 2022 | Pending |
Array
(
[id] => 18812670
[patent_doc_number] => 20230387007
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => INTERCONNECT THROUGH GATE CUT FOR STACKED FET DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/664887
[patent_app_country] => US
[patent_app_date] => 2022-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9780
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17664887
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/664887 | INTERCONNECT THROUGH GATE CUT FOR STACKED FET DEVICE | May 24, 2022 | Pending |
Array
(
[id] => 18814974
[patent_doc_number] => 20230389312
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => Memory Circuitry And Method Used In Forming Memory Circuitry
[patent_app_type] => utility
[patent_app_number] => 17/751978
[patent_app_country] => US
[patent_app_date] => 2022-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6631
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17751978
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/751978 | Memory circuitry and method used in forming memory circuitry | May 23, 2022 | Issued |
Array
(
[id] => 20638100
[patent_doc_number] => 12598999
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-04-07
[patent_title] => Multi-chip die alignment
[patent_app_type] => utility
[patent_app_number] => 17/664436
[patent_app_country] => US
[patent_app_date] => 2022-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 0
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17664436
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/664436 | Multi-chip die alignment | May 22, 2022 | Issued |
Array
(
[id] => 18774399
[patent_doc_number] => 20230369230
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => PACKAGE COMPRISING AN INTERCONNECTION DIE LOCATED BETWEEN METALLIZATION PORTIONS
[patent_app_type] => utility
[patent_app_number] => 17/742001
[patent_app_country] => US
[patent_app_date] => 2022-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15864
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17742001
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/742001 | PACKAGE COMPRISING AN INTERCONNECTION DIE LOCATED BETWEEN METALLIZATION PORTIONS | May 10, 2022 | Pending |
Array
(
[id] => 20148452
[patent_doc_number] => 12382814
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-05
[patent_title] => Display device including transmission regions and electronic device including the same
[patent_app_type] => utility
[patent_app_number] => 17/662504
[patent_app_country] => US
[patent_app_date] => 2022-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10228
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17662504
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/662504 | Display device including transmission regions and electronic device including the same | May 8, 2022 | Issued |
Array
(
[id] => 17918078
[patent_doc_number] => 20220320474
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => ELECTRONIC DEVICE INCLUDING CAMERA MODULE
[patent_app_type] => utility
[patent_app_number] => 17/733471
[patent_app_country] => US
[patent_app_date] => 2022-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21097
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17733471
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/733471 | Electronic device including camera module | Apr 28, 2022 | Issued |
Array
(
[id] => 18295940
[patent_doc_number] => 20230105626
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-06
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/730462
[patent_app_country] => US
[patent_app_date] => 2022-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6611
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17730462
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/730462 | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME | Apr 26, 2022 | Pending |
Array
(
[id] => 18661323
[patent_doc_number] => 20230307336
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-28
[patent_title] => PACKAGE SUBSTRATES EMPLOYING PAD METALLIZATION LAYER FOR INCREASED SIGNAL ROUTING CAPACITY, AND RELATED INTEGRATED CIRCUIT (IC) PACKAGES AND FABRICATION METHODS
[patent_app_type] => utility
[patent_app_number] => 17/656477
[patent_app_country] => US
[patent_app_date] => 2022-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12190
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17656477
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/656477 | PACKAGE SUBSTRATES EMPLOYING PAD METALLIZATION LAYER FOR INCREASED SIGNAL ROUTING CAPACITY, AND RELATED INTEGRATED CIRCUIT (IC) PACKAGES AND FABRICATION METHODS | Mar 24, 2022 | Pending |
Array
(
[id] => 17708960
[patent_doc_number] => 20220208968
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-30
[patent_title] => MANUFACTURING METHOD OF A NANOWIRE-BASED STRUCTURE AND CAPACITOR ARRAY COMPONENT INCLUDING THE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/698240
[patent_app_country] => US
[patent_app_date] => 2022-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6952
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17698240
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/698240 | Manufacturing method of a nanowire-based structure and capacitor array component including the structure | Mar 17, 2022 | Issued |
Array
(
[id] => 17986151
[patent_doc_number] => 20220352188
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-03
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/692920
[patent_app_country] => US
[patent_app_date] => 2022-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10479
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17692920
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/692920 | Semiconductor memory device | Mar 10, 2022 | Issued |
Array
(
[id] => 18123467
[patent_doc_number] => 20230009077
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-12
[patent_title] => CONTACT STRUCTURES IN SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/681346
[patent_app_country] => US
[patent_app_date] => 2022-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9386
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17681346
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/681346 | CONTACT STRUCTURES IN SEMICONDUCTOR DEVICES | Feb 24, 2022 | Pending |
Array
(
[id] => 18423976
[patent_doc_number] => 20230178440
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-08
[patent_title] => METHODS OF FORMING INTEGRATED CIRCUIT DEVICES INCLUDING STACKED TRANSISTORS AND INTEGRATED CIRCUIT DEVICES FORMED BY THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/677329
[patent_app_country] => US
[patent_app_date] => 2022-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4632
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17677329
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/677329 | METHODS OF FORMING INTEGRATED CIRCUIT DEVICES INCLUDING STACKED TRANSISTORS AND INTEGRATED CIRCUIT DEVICES FORMED BY THE SAME | Feb 21, 2022 | Pending |
Array
(
[id] => 18424169
[patent_doc_number] => 20230178633
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-08
[patent_title] => SELF-FILLING SPACER STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/673104
[patent_app_country] => US
[patent_app_date] => 2022-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9873
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17673104
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/673104 | Self-filling spacer structure | Feb 15, 2022 | Issued |
Array
(
[id] => 17870774
[patent_doc_number] => 20220293511
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-15
[patent_title] => SEMICONDUCTOR DEVICE AND POWER AMPLIFIER
[patent_app_type] => utility
[patent_app_number] => 17/650875
[patent_app_country] => US
[patent_app_date] => 2022-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6418
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 401
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17650875
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/650875 | SEMICONDUCTOR DEVICE AND POWER AMPLIFIER | Feb 13, 2022 | Abandoned |
Array
(
[id] => 18540908
[patent_doc_number] => 20230246019
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-03
[patent_title] => Heterojunction based half bridge
[patent_app_type] => utility
[patent_app_number] => 17/589509
[patent_app_country] => US
[patent_app_date] => 2022-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8286
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17589509
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/589509 | Heterojunction based half bridge | Jan 30, 2022 | Issued |
Array
(
[id] => 18533334
[patent_doc_number] => 20230238410
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-27
[patent_title] => SURFACE GRATING IN PHOTODETECTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/586001
[patent_app_country] => US
[patent_app_date] => 2022-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12083
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17586001
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/586001 | SURFACE GRATING IN PHOTODETECTOR DEVICE | Jan 26, 2022 | Pending |
Array
(
[id] => 19945402
[patent_doc_number] => 12317552
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-27
[patent_title] => Semiconductor device structure and method for forming the same
[patent_app_type] => utility
[patent_app_number] => 17/579833
[patent_app_country] => US
[patent_app_date] => 2022-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 31
[patent_no_of_words] => 5286
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17579833
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/579833 | Semiconductor device structure and method for forming the same | Jan 19, 2022 | Issued |
Array
(
[id] => 18500653
[patent_doc_number] => 20230223449
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-13
[patent_title] => METHOD TO FORM SELECTIVE HIGH-K DEPOSITION ON 2D MATERIALS
[patent_app_type] => utility
[patent_app_number] => 17/574533
[patent_app_country] => US
[patent_app_date] => 2022-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11550
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17574533
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/574533 | Method to form selective high-k deposition on 2D materials | Jan 11, 2022 | Issued |
Array
(
[id] => 18490301
[patent_doc_number] => 20230217655
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-06
[patent_title] => 3D AND FLASH MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/570172
[patent_app_country] => US
[patent_app_date] => 2022-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6317
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17570172
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/570172 | 3D and flash memory device | Jan 5, 2022 | Issued |