
Keri Jessica Nelson
Examiner (ID: 3954, Phone: (571)270-3821 , Office: P/3772 )
| Most Active Art Unit | 3772 |
| Art Unit(s) | 3772, 3786 |
| Total Applications | 1046 |
| Issued Applications | 558 |
| Pending Applications | 87 |
| Abandoned Applications | 411 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19340311
[patent_doc_number] => 12050498
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-30
[patent_title] => Electronic device and method of controlling discharge of external electronic device using the same
[patent_app_type] => utility
[patent_app_number] => 18/149408
[patent_app_country] => US
[patent_app_date] => 2023-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 22222
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18149408
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/149408 | Electronic device and method of controlling discharge of external electronic device using the same | Jan 2, 2023 | Issued |
Array
(
[id] => 19267317
[patent_doc_number] => 20240211019
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => RUNTIME-LEARNING GRAPHICS POWER OPTIMIZATION
[patent_app_type] => utility
[patent_app_number] => 18/146776
[patent_app_country] => US
[patent_app_date] => 2022-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9406
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18146776
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/146776 | RUNTIME-LEARNING GRAPHICS POWER OPTIMIZATION | Dec 26, 2022 | Pending |
Array
(
[id] => 19302894
[patent_doc_number] => 20240231473
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => ADAPTIVE VOLTAGE SHUTDOWN DEMOTION
[patent_app_type] => utility
[patent_app_number] => 18/069269
[patent_app_country] => US
[patent_app_date] => 2022-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7107
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18069269
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/069269 | ADAPTIVE VOLTAGE SHUTDOWN DEMOTION | Dec 20, 2022 | Pending |
Array
(
[id] => 19638860
[patent_doc_number] => 12169467
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-17
[patent_title] => Data distribution device, data distribution method and related computing system
[patent_app_type] => utility
[patent_app_number] => 18/145013
[patent_app_country] => US
[patent_app_date] => 2022-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 8179
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18145013
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/145013 | Data distribution device, data distribution method and related computing system | Dec 20, 2022 | Issued |
Array
(
[id] => 19740227
[patent_doc_number] => 12217062
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-04
[patent_title] => Information processing apparatus equipped with storage unit storing swap file, control method therefor, and storage medium storing control program therefor
[patent_app_type] => utility
[patent_app_number] => 18/067999
[patent_app_country] => US
[patent_app_date] => 2022-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8354
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18067999
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/067999 | Information processing apparatus equipped with storage unit storing swap file, control method therefor, and storage medium storing control program therefor | Dec 18, 2022 | Issued |
Array
(
[id] => 18321451
[patent_doc_number] => 20230119579
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-20
[patent_title] => FLASH MEMORY DEVICE HAVING A CALIBRATION MODE
[patent_app_type] => utility
[patent_app_number] => 18/082446
[patent_app_country] => US
[patent_app_date] => 2022-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8032
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18082446
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/082446 | Flash memory device having a calibration mode | Dec 14, 2022 | Issued |
Array
(
[id] => 18321451
[patent_doc_number] => 20230119579
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-20
[patent_title] => FLASH MEMORY DEVICE HAVING A CALIBRATION MODE
[patent_app_type] => utility
[patent_app_number] => 18/082446
[patent_app_country] => US
[patent_app_date] => 2022-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8032
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18082446
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/082446 | Flash memory device having a calibration mode | Dec 14, 2022 | Issued |
Array
(
[id] => 18321451
[patent_doc_number] => 20230119579
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-20
[patent_title] => FLASH MEMORY DEVICE HAVING A CALIBRATION MODE
[patent_app_type] => utility
[patent_app_number] => 18/082446
[patent_app_country] => US
[patent_app_date] => 2022-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8032
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18082446
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/082446 | Flash memory device having a calibration mode | Dec 14, 2022 | Issued |
Array
(
[id] => 18321451
[patent_doc_number] => 20230119579
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-20
[patent_title] => FLASH MEMORY DEVICE HAVING A CALIBRATION MODE
[patent_app_type] => utility
[patent_app_number] => 18/082446
[patent_app_country] => US
[patent_app_date] => 2022-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8032
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18082446
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/082446 | Flash memory device having a calibration mode | Dec 14, 2022 | Issued |
Array
(
[id] => 19978804
[patent_doc_number] => 12346279
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-01
[patent_title] => Semiconductor device and system including the same
[patent_app_type] => utility
[patent_app_number] => 18/056790
[patent_app_country] => US
[patent_app_date] => 2022-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 18
[patent_no_of_words] => 4631
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18056790
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/056790 | Semiconductor device and system including the same | Nov 17, 2022 | Issued |
Array
(
[id] => 19739932
[patent_doc_number] => 12216765
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-04
[patent_title] => Identity-based verification of software code layers
[patent_app_type] => utility
[patent_app_number] => 17/973793
[patent_app_country] => US
[patent_app_date] => 2022-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7767
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17973793
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/973793 | Identity-based verification of software code layers | Oct 25, 2022 | Issued |
Array
(
[id] => 19458904
[patent_doc_number] => 12099393
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-24
[patent_title] => Power management apparatus and vehicle having the same
[patent_app_type] => utility
[patent_app_number] => 17/968632
[patent_app_country] => US
[patent_app_date] => 2022-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 12818
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 396
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17968632
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/968632 | Power management apparatus and vehicle having the same | Oct 17, 2022 | Issued |
Array
(
[id] => 18584550
[patent_doc_number] => 20230266813
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-24
[patent_title] => ELECTRONIC DEVICE AND PERFORMANCE OPTIMIZATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/965782
[patent_app_country] => US
[patent_app_date] => 2022-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2152
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17965782
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/965782 | Electronic device and performance optimization method thereof | Oct 13, 2022 | Issued |
Array
(
[id] => 19099785
[patent_doc_number] => 20240119013
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-11
[patent_title] => COMBINING PERIPHERAL COMPONENT INTERFACE EXPRESS PARTIAL STORE COMMANDS ALONG CACHE LINE BOUNDARIES
[patent_app_type] => utility
[patent_app_number] => 17/961598
[patent_app_country] => US
[patent_app_date] => 2022-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6273
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17961598
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/961598 | Combining peripheral component interface express partial store commands along cache line boundaries | Oct 6, 2022 | Issued |
Array
(
[id] => 18394544
[patent_doc_number] => 20230162765
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-25
[patent_title] => DATA PROCESSING SYSTEM, BUFFER CIRCUIT AND METHOD FOR OPERATING BUFFER CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/938676
[patent_app_country] => US
[patent_app_date] => 2022-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5658
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17938676
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/938676 | Data processing system, buffer circuit and method for operating buffer circuit | Oct 6, 2022 | Issued |
Array
(
[id] => 19677707
[patent_doc_number] => 12189563
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2025-01-07
[patent_title] => Retry regulator for transactions of an integrated circuit
[patent_app_type] => utility
[patent_app_number] => 17/937143
[patent_app_country] => US
[patent_app_date] => 2022-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 12667
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17937143
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/937143 | Retry regulator for transactions of an integrated circuit | Sep 29, 2022 | Issued |
Array
(
[id] => 18158925
[patent_doc_number] => 20230025517
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-26
[patent_title] => APPARATUSES AND METHODS
[patent_app_type] => utility
[patent_app_number] => 17/936862
[patent_app_country] => US
[patent_app_date] => 2022-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19443
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17936862
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/936862 | APPARATUSES AND METHODS | Sep 29, 2022 | Pending |
Array
(
[id] => 18161215
[patent_doc_number] => 20230027807
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-26
[patent_title] => Method and Apparatus to Enable CPU Host-Unaware Dynamic FPGA Reconfiguration
[patent_app_type] => utility
[patent_app_number] => 17/956555
[patent_app_country] => US
[patent_app_date] => 2022-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8670
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17956555
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/956555 | Method and Apparatus to Enable CPU Host-Unaware Dynamic FPGA Reconfiguration | Sep 28, 2022 | Pending |
Array
(
[id] => 18294585
[patent_doc_number] => 20230104271
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-06
[patent_title] => SYSTEM ON CHIP AND APPLICATION PROCESSOR
[patent_app_type] => utility
[patent_app_number] => 17/956195
[patent_app_country] => US
[patent_app_date] => 2022-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10454
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17956195
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/956195 | System on chip and application processor | Sep 28, 2022 | Issued |
Array
(
[id] => 19084554
[patent_doc_number] => 20240111355
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => INCREASING SYSTEM POWER EFFICIENCY BY OPTICAL COMPUTING
[patent_app_type] => utility
[patent_app_number] => 17/956606
[patent_app_country] => US
[patent_app_date] => 2022-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5334
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17956606
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/956606 | INCREASING SYSTEM POWER EFFICIENCY BY OPTICAL COMPUTING | Sep 28, 2022 | Pending |