Ket D. Dang

Array ( [id] => 3860862 [patent_doc_number] => 05795811 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-18 [patent_title] => 'Method for forming insulating films in semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 8/578921 [patent_app_country] => US [patent_app_date] => 1995-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 1809 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 29 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/795/05795811.pdf [firstpage_image] =>[orig_patent_app_number] => 578921 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3633392 [patent_doc_number] => 05631174 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-20 [patent_title] => 'Method for forming a spacer with a prograde profile' [patent_app_type] => 1 [patent_app_number] => 8/576785 [patent_app_country] => US [patent_app_date] => 1995-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2250 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/631/05631174.pdf [firstpage_image] =>[orig_patent_app_number] => 576785 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3647301 [patent_doc_number] => 05683940 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-11-04 [patent_title] => 'Method of depositing a reflow SiO.sub.2 film' [patent_app_type] => 1 [patent_app_number] => 8/575851 [patent_app_country] => US [patent_app_date] => 1995-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 12 [patent_no_of_words] => 5229 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/683/05683940.pdf [firstpage_image] =>[orig_patent_app_number] => 575851 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4038611 [patent_doc_number] => 05926689 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-20 [patent_title] => 'Process for reducing circuit damage during PECVD in single wafer PECVD system' [patent_app_type] => 1 [patent_app_number] => 8/574748 [patent_app_country] => US [patent_app_date] => 1995-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2323 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 259 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/926/05926689.pdf [firstpage_image] =>[orig_patent_app_number] => 574748 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3601383 [patent_doc_number] => 05578505 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-26 [patent_title] => 'Methods for measuring the surface area of a semiconductor wafer' [patent_app_type] => 1 [patent_app_number] => 8/573331 [patent_app_country] => US [patent_app_date] => 1995-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2822 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/578/05578505.pdf [firstpage_image] =>[orig_patent_app_number] => 573331 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4039358 [patent_doc_number] => 05926739 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-20 [patent_title] => 'Semiconductor processing method of promoting photoresist adhesion to an outer substrate layer predominately comprising silicon nitride' [patent_app_type] => 1 [patent_app_number] => 8/567090 [patent_app_country] => US [patent_app_date] => 1995-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 2138 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/926/05926739.pdf [firstpage_image] =>[orig_patent_app_number] => 567090 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3773676 [patent_doc_number] => 05817534 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-06 [patent_title] => 'RF plasma reactor with cleaning electrode for cleaning during processing of semiconductor wafers' [patent_app_type] => 1 [patent_app_number] => 8/567376 [patent_app_country] => US [patent_app_date] => 1995-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 5087 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/817/05817534.pdf [firstpage_image] =>[orig_patent_app_number] => 567376 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3624824 [patent_doc_number] => 05620909 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-15 [patent_title] => 'Method of depositing thin passivating film on microminiature semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 8/566766 [patent_app_country] => US [patent_app_date] => 1995-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3281 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/620/05620909.pdf [firstpage_image] =>[orig_patent_app_number] => 566766 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4125380 [patent_doc_number] => 06127261 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-03 [patent_title] => 'Method of fabricating an integrated circuit including a tri-layer pre-metal interlayer dielectric compatible with advanced CMOS technologies' [patent_app_type] => 1 [patent_app_number] => 8/559054 [patent_app_country] => US [patent_app_date] => 1995-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2463 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/127/06127261.pdf [firstpage_image] =>[orig_patent_app_number] => 559054 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4003171 [patent_doc_number] => 06004875 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-21 [patent_title] => 'Etch stop for use in etching of silicon oxide' [patent_app_type] => 1 [patent_app_number] => 8/558777 [patent_app_country] => US [patent_app_date] => 1995-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 3953 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/004/06004875.pdf [firstpage_image] =>[orig_patent_app_number] => 558777 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3838953 [patent_doc_number] => 05744399 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-28 [patent_title] => 'Process for forming low dielectric constant layers using fullerenes' [patent_app_type] => 1 [patent_app_number] => 8/557721 [patent_app_country] => US [patent_app_date] => 1995-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 6288 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 45 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/744/05744399.pdf [firstpage_image] =>[orig_patent_app_number] => 557721 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3877115 [patent_doc_number] => 05728626 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-17 [patent_title] => 'Spin-on conductor process for integrated circuits' [patent_app_type] => 1 [patent_app_number] => 8/553788 [patent_app_country] => US [patent_app_date] => 1995-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 4643 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/728/05728626.pdf [firstpage_image] =>[orig_patent_app_number] => 553788 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3665769 [patent_doc_number] => 05599749 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-04 [patent_title] => 'Manufacture of micro electron emitter' [patent_app_type] => 1 [patent_app_number] => 8/544922 [patent_app_country] => US [patent_app_date] => 1995-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 49 [patent_figures_cnt] => 135 [patent_no_of_words] => 15917 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/599/05599749.pdf [firstpage_image] =>[orig_patent_app_number] => 544922 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3757079 [patent_doc_number] => 05721156 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-24 [patent_title] => 'Method of manufacturing a semiconductor device with a planarized integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/538324 [patent_app_country] => US [patent_app_date] => 1995-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 16 [patent_no_of_words] => 4578 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/721/05721156.pdf [firstpage_image] =>[orig_patent_app_number] => 538324 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3647335 [patent_doc_number] => 05629246 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-13 [patent_title] => 'Method for forming fluorine-doped glass having low concentrations of free fluorine' [patent_app_type] => 1 [patent_app_number] => 8/534721 [patent_app_country] => US [patent_app_date] => 1995-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2061 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/629/05629246.pdf [firstpage_image] =>[orig_patent_app_number] => 534721 [rel_patent_id] =>[rel_patent_doc_number] =>)