
Kevin A. Parendo
Examiner (ID: 2896, Phone: (571)270-5030 , Office: P/2819 )
| Most Active Art Unit | 2823 |
| Art Unit(s) | 2823, 4122, 2896, 2819 |
| Total Applications | 837 |
| Issued Applications | 560 |
| Pending Applications | 85 |
| Abandoned Applications | 221 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10817402
[patent_doc_number] => 20160163564
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-09
[patent_title] => 'Semiconductor Packages and Methods of Forming the Same'
[patent_app_type] => utility
[patent_app_number] => 14/696198
[patent_app_country] => US
[patent_app_date] => 2015-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 6287
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14696198
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/696198 | Method of forming semiconductor packages having through package vias | Apr 23, 2015 | Issued |
Array
(
[id] => 13862479
[patent_doc_number] => 10192967
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-29
[patent_title] => Silicon carbide semiconductor with trench gate
[patent_app_type] => utility
[patent_app_number] => 15/306836
[patent_app_country] => US
[patent_app_date] => 2015-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 22
[patent_no_of_words] => 12587
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 428
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15306836
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/306836 | Silicon carbide semiconductor with trench gate | Apr 8, 2015 | Issued |
Array
(
[id] => 11453351
[patent_doc_number] => 09577003
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-02-21
[patent_title] => 'Method of forming an image pickup device having two waveguides and a light-shielding member'
[patent_app_type] => utility
[patent_app_number] => 14/681921
[patent_app_country] => US
[patent_app_date] => 2015-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 13518
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 260
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14681921
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/681921 | Method of forming an image pickup device having two waveguides and a light-shielding member | Apr 7, 2015 | Issued |
Array
(
[id] => 10321740
[patent_doc_number] => 20150206744
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-23
[patent_title] => 'FINFET STRUCTURES HAVING SILICON GERMANIUM AND SILICON FINS'
[patent_app_type] => utility
[patent_app_number] => 14/672157
[patent_app_country] => US
[patent_app_date] => 2015-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4597
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14672157
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/672157 | FinFET structures having silicon germanium and silicon fins | Mar 27, 2015 | Issued |
Array
(
[id] => 10321900
[patent_doc_number] => 20150206904
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-23
[patent_title] => 'FINFET STRUCTURES HAVING SILICON GERMANIUM AND SILICON FINS'
[patent_app_type] => utility
[patent_app_number] => 14/672160
[patent_app_country] => US
[patent_app_date] => 2015-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4601
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14672160
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/672160 | FINFET STRUCTURES HAVING SILICON GERMANIUM AND SILICON FINS | Mar 27, 2015 | Abandoned |
Array
(
[id] => 11466918
[patent_doc_number] => 09583559
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-02-28
[patent_title] => 'Capacitor having a top compressive polycrystalline plate'
[patent_app_type] => utility
[patent_app_number] => 14/665521
[patent_app_country] => US
[patent_app_date] => 2015-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 4509
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14665521
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/665521 | Capacitor having a top compressive polycrystalline plate | Mar 22, 2015 | Issued |
Array
(
[id] => 10570347
[patent_doc_number] => 09293527
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-03-22
[patent_title] => 'Super-junction trench MOSFET structure'
[patent_app_type] => utility
[patent_app_number] => 14/644361
[patent_app_country] => US
[patent_app_date] => 2015-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 5517
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14644361
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/644361 | Super-junction trench MOSFET structure | Mar 10, 2015 | Issued |
Array
(
[id] => 11063751
[patent_doc_number] => 20160260714
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-08
[patent_title] => 'FERROELECTRIC FINFET'
[patent_app_type] => utility
[patent_app_number] => 14/640151
[patent_app_country] => US
[patent_app_date] => 2015-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6397
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14640151
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/640151 | Ferroelectric FinFET | Mar 5, 2015 | Issued |
Array
(
[id] => 11432260
[patent_doc_number] => 09570587
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-02-14
[patent_title] => 'Dislocation stress memorization technique for FinFET device'
[patent_app_type] => utility
[patent_app_number] => 14/632489
[patent_app_country] => US
[patent_app_date] => 2015-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 5317
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14632489
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/632489 | Dislocation stress memorization technique for FinFET device | Feb 25, 2015 | Issued |
Array
(
[id] => 11432260
[patent_doc_number] => 09570587
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-02-14
[patent_title] => 'Dislocation stress memorization technique for FinFET device'
[patent_app_type] => utility
[patent_app_number] => 14/632489
[patent_app_country] => US
[patent_app_date] => 2015-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 5317
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14632489
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/632489 | Dislocation stress memorization technique for FinFET device | Feb 25, 2015 | Issued |
Array
(
[id] => 10294584
[patent_doc_number] => 20150179583
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-25
[patent_title] => 'SEMICONDUCTOR DEVICES COMPRISING EDGE DOPED GRAPHENE AND METHODS OF MAKING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/620771
[patent_app_country] => US
[patent_app_date] => 2015-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 6468
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14620771
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/620771 | SEMICONDUCTOR DEVICES COMPRISING EDGE DOPED GRAPHENE AND METHODS OF MAKING THE SAME | Feb 11, 2015 | Abandoned |
Array
(
[id] => 10718538
[patent_doc_number] => 20160064685
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-03
[patent_title] => 'PROTECTION STRUCTURE AND ORGANIC LIGHT EMITTING DISPLAY DEVICE INCLUDING THE PROTECTION STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 14/621184
[patent_app_country] => US
[patent_app_date] => 2015-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 13075
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14621184
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/621184 | PROTECTION STRUCTURE AND ORGANIC LIGHT EMITTING DISPLAY DEVICE INCLUDING THE PROTECTION STRUCTURE | Feb 11, 2015 | Abandoned |
Array
(
[id] => 10343637
[patent_doc_number] => 20150228642
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-13
[patent_title] => 'SEMICONDUCTOR ELEMENT, METHOD FOR MANUFACTURING THE SAME, AND SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/605160
[patent_app_country] => US
[patent_app_date] => 2015-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 8593
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14605160
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/605160 | Semiconductor device having a pair of transistors that are directly coupled and capacitively coupled | Jan 25, 2015 | Issued |
Array
(
[id] => 10247887
[patent_doc_number] => 20150132883
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-14
[patent_title] => 'PHOTO DETECTOR CONSISTING OF TUNNELING FIELD-EFFECT TRANSISTORS AND THE MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/600196
[patent_app_country] => US
[patent_app_date] => 2015-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2187
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14600196
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/600196 | Photo detector consisting of tunneling field-effect transistors and the manufacturing method thereof | Jan 19, 2015 | Issued |
Array
(
[id] => 11466859
[patent_doc_number] => 09583501
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-02-28
[patent_title] => 'Simultaneous formation of a top oxide layer in a silicon-oxide-nitride-oxide-silicon (SONOS) transistor and a gate oxide in a metal oxide semiconductor (MOS)'
[patent_app_type] => utility
[patent_app_number] => 14/599157
[patent_app_country] => US
[patent_app_date] => 2015-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4970
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 262
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14599157
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/599157 | Simultaneous formation of a top oxide layer in a silicon-oxide-nitride-oxide-silicon (SONOS) transistor and a gate oxide in a metal oxide semiconductor (MOS) | Jan 15, 2015 | Issued |
Array
(
[id] => 11014529
[patent_doc_number] => 20160211481
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-21
[patent_title] => 'MULTI-LAYER CIRCUIT USING METAL LAYERS AS A MOISTURE DIFFUSION BARRIER FOR ELECTRICAL PERFORMANCE'
[patent_app_type] => utility
[patent_app_number] => 14/597730
[patent_app_country] => US
[patent_app_date] => 2015-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5154
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14597730
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/597730 | Multi-layer circuit using metal layers as a moisture diffusion barrier for electrical performance | Jan 14, 2015 | Issued |
Array
(
[id] => 14151771
[patent_doc_number] => 10256275
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-09
[patent_title] => Arrays of memory cells and methods of forming an array of vertically stacked tiers of memory cells
[patent_app_type] => utility
[patent_app_number] => 14/594813
[patent_app_country] => US
[patent_app_date] => 2015-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 5725
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14594813
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/594813 | Arrays of memory cells and methods of forming an array of vertically stacked tiers of memory cells | Jan 11, 2015 | Issued |
Array
(
[id] => 10817625
[patent_doc_number] => 20160163789
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-09
[patent_title] => 'SUPER-JUNCTION TRENCH MOSFETS WITH CLOSED CELL LAYOUT HAVING SHIELDED GATE'
[patent_app_type] => utility
[patent_app_number] => 14/592223
[patent_app_country] => US
[patent_app_date] => 2015-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 6214
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14592223
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/592223 | Super-junction trench MOSFETs with closed cell layout having shielded gate | Jan 7, 2015 | Issued |
Array
(
[id] => 11845659
[patent_doc_number] => 09733210
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-15
[patent_title] => 'Nanofluid sensor with real-time spatial sensing'
[patent_app_type] => utility
[patent_app_number] => 14/587941
[patent_app_country] => US
[patent_app_date] => 2014-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 6338
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14587941
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/587941 | Nanofluid sensor with real-time spatial sensing | Dec 30, 2014 | Issued |
Array
(
[id] => 10984502
[patent_doc_number] => 20160181447
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-23
[patent_title] => 'LASER BEAM SHAPING FOR FOIL-BASED METALLIZATION OF SOLAR CELLS'
[patent_app_type] => utility
[patent_app_number] => 14/578334
[patent_app_country] => US
[patent_app_date] => 2014-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8133
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14578334
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/578334 | Laser beam shaping for foil-based metallization of solar cells | Dec 18, 2014 | Issued |