Kevin L. Ellis

Array ( [id] => 1214359 [patent_doc_number] => 06715034 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-03-30 [patent_title] => 'Switching file system request in a mass storage system' [patent_app_type] => B1 [patent_app_number] => 09/460311 [patent_app_country] => US [patent_app_date] => 1999-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3593 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/715/06715034.pdf [firstpage_image] =>[orig_patent_app_number] => 09460311 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1490127 [patent_doc_number] => 06366991 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-02 [patent_title] => 'Method and apparatus for coupling signals between two circuits operating in different clock domains' [patent_app_type] => B1 [patent_app_number] => 09/447075 [patent_app_country] => US [patent_app_date] => 1999-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 41 [patent_no_of_words] => 5582 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/366/06366991.pdf [firstpage_image] =>[orig_patent_app_number] => 09447075 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1580286 [patent_doc_number] => 06470415 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-22 [patent_title] => 'Queue system involving SRAM head, SRAM tail and DRAM body' [patent_app_type] => B1 [patent_app_number] => 09/416925 [patent_app_country] => US [patent_app_date] => 1999-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 3258 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/470/06470415.pdf [firstpage_image] =>[orig_patent_app_number] => 09416925 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1592290 [patent_doc_number] => 06360295 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-19 [patent_title] => 'Serially loadable digital electronic memory and method of loading the same' [patent_app_type] => B1 [patent_app_number] => 09/406974 [patent_app_country] => US [patent_app_date] => 1999-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4975 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/360/06360295.pdf [firstpage_image] =>[orig_patent_app_number] => 09406974 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1456728 [patent_doc_number] => 06457097 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-24 [patent_title] => 'Information processing system and recording medium recording a program to cause a computer to execute steps' [patent_app_type] => B1 [patent_app_number] => 09/407723 [patent_app_country] => US [patent_app_date] => 1999-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 17 [patent_no_of_words] => 13299 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/457/06457097.pdf [firstpage_image] =>[orig_patent_app_number] => 09407723 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1533130 [patent_doc_number] => 06480934 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-12 [patent_title] => 'Storage control unit and method for handling data storage system using thereof' [patent_app_type] => B1 [patent_app_number] => 09/406838 [patent_app_country] => US [patent_app_date] => 1999-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 18 [patent_no_of_words] => 7941 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/480/06480934.pdf [firstpage_image] =>[orig_patent_app_number] => 09406838 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1572319 [patent_doc_number] => 06378034 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-23 [patent_title] => 'Microcomputer with flash EEPROM having automatic communication mode determining function' [patent_app_type] => B1 [patent_app_number] => 09/407656 [patent_app_country] => US [patent_app_date] => 1999-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3481 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/378/06378034.pdf [firstpage_image] =>[orig_patent_app_number] => 09407656 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1431868 [patent_doc_number] => 06516381 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-04 [patent_title] => 'Supplying voltage to a memory module' [patent_app_type] => B1 [patent_app_number] => 09/407159 [patent_app_country] => US [patent_app_date] => 1999-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1831 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/516/06516381.pdf [firstpage_image] =>[orig_patent_app_number] => 09407159 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1573776 [patent_doc_number] => 06499093 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-12-24 [patent_title] => 'Multiple mode memory module' [patent_app_type] => B2 [patent_app_number] => 09/401335 [patent_app_country] => US [patent_app_date] => 1999-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 22 [patent_no_of_words] => 6745 [patent_no_of_claims] => 61 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/499/06499093.pdf [firstpage_image] =>[orig_patent_app_number] => 09401335 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5910512 [patent_doc_number] => 20020144049 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-03 [patent_title] => 'MULTIPLE MODE MEMORY MODULE' [patent_app_type] => new [patent_app_number] => 09/400131 [patent_app_country] => US [patent_app_date] => 1999-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 6726 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0144/20020144049.pdf [firstpage_image] =>[orig_patent_app_number] => 09400131 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4399293 [patent_doc_number] => 06295587 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-25 [patent_title] => 'Method and apparatus for multiple disk drive access in a multi-processor/multi-disk drive system' [patent_app_type] => 1 [patent_app_number] => 9/390012 [patent_app_country] => US [patent_app_date] => 1999-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3789 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 328 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/295/06295587.pdf [firstpage_image] =>[orig_patent_app_number] => 390012 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4346534 [patent_doc_number] => 06330654 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-11 [patent_title] => 'Memory cache with sequential page indicators' [patent_app_type] => 1 [patent_app_number] => 9/383468 [patent_app_country] => US [patent_app_date] => 1999-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2316 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/330/06330654.pdf [firstpage_image] =>[orig_patent_app_number] => 383468 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4333188 [patent_doc_number] => 06317811 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-13 [patent_title] => 'Method and system for reissuing load requests in a multi-stream prefetch design' [patent_app_type] => 1 [patent_app_number] => 9/383737 [patent_app_country] => US [patent_app_date] => 1999-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 6420 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/317/06317811.pdf [firstpage_image] =>[orig_patent_app_number] => 383737 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1456741 [patent_doc_number] => 06457099 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-24 [patent_title] => 'Programmable dedicated application card' [patent_app_type] => B1 [patent_app_number] => 09/384046 [patent_app_country] => US [patent_app_date] => 1999-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7926 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/457/06457099.pdf [firstpage_image] =>[orig_patent_app_number] => 09384046 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6133963 [patent_doc_number] => 20020078294 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-06-20 [patent_title] => 'HIGH-SPEED RANDOM ACCESS SEMICONDUCTOR MEMORY DEVICE' [patent_app_type] => new [patent_app_number] => 09/383193 [patent_app_country] => US [patent_app_date] => 1999-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 10868 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0078/20020078294.pdf [firstpage_image] =>[orig_patent_app_number] => 09383193 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7962253 [patent_doc_number] => 06681303 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-20 [patent_title] => 'Storage system' [patent_app_type] => B1 [patent_app_number] => 09/376991 [patent_app_country] => US [patent_app_date] => 1999-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 42 [patent_no_of_words] => 28879 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/681/06681303.pdf [firstpage_image] =>[orig_patent_app_number] => 09376991 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4346444 [patent_doc_number] => 06330649 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-11 [patent_title] => 'Multiprocessor digital data processing system' [patent_app_type] => 1 [patent_app_number] => 9/375042 [patent_app_country] => US [patent_app_date] => 1999-08-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 14 [patent_no_of_words] => 18381 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 291 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/330/06330649.pdf [firstpage_image] =>[orig_patent_app_number] => 375042 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4192462 [patent_doc_number] => 06141728 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-31 [patent_title] => 'Embedded cache manager' [patent_app_type] => 1 [patent_app_number] => 9/327293 [patent_app_country] => US [patent_app_date] => 1999-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 34 [patent_no_of_words] => 18142 [patent_no_of_claims] => 68 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/141/06141728.pdf [firstpage_image] =>[orig_patent_app_number] => 327293 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4388199 [patent_doc_number] => 06275906 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-14 [patent_title] => 'Coherency maintenance in a multiprocessor system' [patent_app_type] => 1 [patent_app_number] => 9/315487 [patent_app_country] => US [patent_app_date] => 1999-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 10197 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/275/06275906.pdf [firstpage_image] =>[orig_patent_app_number] => 315487 [rel_patent_id] =>[rel_patent_doc_number] =>)