Kevin L. Ellis

Array ( [id] => 4335158 [patent_doc_number] => 06243792 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-05 [patent_title] => 'Method and apparatus for identifying a least recently used item' [patent_app_type] => 1 [patent_app_number] => 9/182125 [patent_app_country] => US [patent_app_date] => 1998-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 5447 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/243/06243792.pdf [firstpage_image] =>[orig_patent_app_number] => 182125 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1438685 [patent_doc_number] => 06356985 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-12 [patent_title] => 'Computer in multi-cluster system' [patent_app_type] => B1 [patent_app_number] => 09/179871 [patent_app_country] => US [patent_app_date] => 1998-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5285 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/356/06356985.pdf [firstpage_image] =>[orig_patent_app_number] => 09179871 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1434044 [patent_doc_number] => 06341334 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-22 [patent_title] => 'Bridge method, bus bridge, and multiprocessor system' [patent_app_type] => B1 [patent_app_number] => 09/178493 [patent_app_country] => US [patent_app_date] => 1998-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 14220 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/341/06341334.pdf [firstpage_image] =>[orig_patent_app_number] => 09178493 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4298661 [patent_doc_number] => 06282619 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-28 [patent_title] => 'Logical drive migration for a raid adapter' [patent_app_type] => 1 [patent_app_number] => 9/179150 [patent_app_country] => US [patent_app_date] => 1998-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 8240 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 266 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/282/06282619.pdf [firstpage_image] =>[orig_patent_app_number] => 179150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4399374 [patent_doc_number] => 06295593 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-25 [patent_title] => 'Method of operating memory array with write buffers and related apparatus' [patent_app_type] => 1 [patent_app_number] => 9/153099 [patent_app_country] => US [patent_app_date] => 1998-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 12743 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/295/06295593.pdf [firstpage_image] =>[orig_patent_app_number] => 153099 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4006922 [patent_doc_number] => 05960459 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-28 [patent_title] => 'Memory controller having precharge prediction based on processor and PCI bus cycles' [patent_app_type] => 1 [patent_app_number] => 9/141702 [patent_app_country] => US [patent_app_date] => 1998-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 15 [patent_no_of_words] => 14703 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/960/05960459.pdf [firstpage_image] =>[orig_patent_app_number] => 141702 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4325579 [patent_doc_number] => 06253300 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-26 [patent_title] => 'Computer partition manipulation during imaging' [patent_app_type] => 1 [patent_app_number] => 9/134883 [patent_app_country] => US [patent_app_date] => 1998-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 13 [patent_no_of_words] => 13467 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/253/06253300.pdf [firstpage_image] =>[orig_patent_app_number] => 134883 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4255016 [patent_doc_number] => 06119203 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-12 [patent_title] => 'Mechanism for sharing data cache resources between data prefetch operations and normal load/store operations in a data processing system' [patent_app_type] => 1 [patent_app_number] => 9/127883 [patent_app_country] => US [patent_app_date] => 1998-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 5632 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/119/06119203.pdf [firstpage_image] =>[orig_patent_app_number] => 127883 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4138802 [patent_doc_number] => 06073215 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-06 [patent_title] => 'Data processing system having a data prefetch mechanism and method therefor' [patent_app_type] => 1 [patent_app_number] => 9/127884 [patent_app_country] => US [patent_app_date] => 1998-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 5691 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/073/06073215.pdf [firstpage_image] =>[orig_patent_app_number] => 127884 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4376636 [patent_doc_number] => 06219764 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-17 [patent_title] => 'Memory paging control method' [patent_app_type] => 1 [patent_app_number] => 9/128403 [patent_app_country] => US [patent_app_date] => 1998-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3071 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/219/06219764.pdf [firstpage_image] =>[orig_patent_app_number] => 128403 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4376649 [patent_doc_number] => 06219765 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-17 [patent_title] => 'Memory paging control apparatus' [patent_app_type] => 1 [patent_app_number] => 9/128410 [patent_app_country] => US [patent_app_date] => 1998-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3116 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/219/06219765.pdf [firstpage_image] =>[orig_patent_app_number] => 128410 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4424483 [patent_doc_number] => 06266740 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-24 [patent_title] => 'Device sequencing and placement protection using a digital signature' [patent_app_type] => 1 [patent_app_number] => 9/127999 [patent_app_country] => US [patent_app_date] => 1998-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 5063 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/266/06266740.pdf [firstpage_image] =>[orig_patent_app_number] => 127999 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4270238 [patent_doc_number] => 06223261 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-24 [patent_title] => 'Communication system method and recording apparatus for performing arbitrary application processing' [patent_app_type] => 1 [patent_app_number] => 9/124055 [patent_app_country] => US [patent_app_date] => 1998-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 36 [patent_no_of_words] => 19303 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 261 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/223/06223261.pdf [firstpage_image] =>[orig_patent_app_number] => 124055 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4088791 [patent_doc_number] => 06070234 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-30 [patent_title] => 'Cacche memory employing dynamically controlled data array start timing and a microcomputer using the same' [patent_app_type] => 1 [patent_app_number] => 9/118892 [patent_app_country] => US [patent_app_date] => 1998-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 8355 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 238 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/070/06070234.pdf [firstpage_image] =>[orig_patent_app_number] => 118892 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1421137 [patent_doc_number] => 06542966 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-01 [patent_title] => 'Method and apparatus for managing temporal and non-temporal data in a single cache structure' [patent_app_type] => B1 [patent_app_number] => 09/118204 [patent_app_country] => US [patent_app_date] => 1998-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4641 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/542/06542966.pdf [firstpage_image] =>[orig_patent_app_number] => 09118204 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4280997 [patent_doc_number] => 06260127 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-10 [patent_title] => 'Method and apparatus for supporting heterogeneous memory in computer systems' [patent_app_type] => 1 [patent_app_number] => 9/114426 [patent_app_country] => US [patent_app_date] => 1998-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 14 [patent_no_of_words] => 21157 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/260/06260127.pdf [firstpage_image] =>[orig_patent_app_number] => 114426 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4118346 [patent_doc_number] => 06098159 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-01 [patent_title] => 'Information processing apparatus' [patent_app_type] => 1 [patent_app_number] => 9/084254 [patent_app_country] => US [patent_app_date] => 1998-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 6287 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/098/06098159.pdf [firstpage_image] =>[orig_patent_app_number] => 084254 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4215506 [patent_doc_number] => 06014725 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-11 [patent_title] => 'Method of up-dating the contents of the electronic memory of an electronic appliance' [patent_app_type] => 1 [patent_app_number] => 8/981887 [patent_app_country] => US [patent_app_date] => 1998-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 6 [patent_no_of_words] => 967 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/014/06014725.pdf [firstpage_image] =>[orig_patent_app_number] => 981887 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4171590 [patent_doc_number] => 06125434 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-26 [patent_title] => 'Dynamic memory reclamation without compiler or linker assistance' [patent_app_type] => 1 [patent_app_number] => 9/081359 [patent_app_country] => US [patent_app_date] => 1998-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2843 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/125/06125434.pdf [firstpage_image] =>[orig_patent_app_number] => 081359 [rel_patent_id] =>[rel_patent_doc_number] =>)