Kevin L. Lee

Array ( [id] => 3623020 [patent_doc_number] => 05607872 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-04 [patent_title] => 'Method of fabricating charge coupled device' [patent_app_type] => 1 [patent_app_number] => 8/477299 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 21 [patent_no_of_words] => 4125 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/607/05607872.pdf [firstpage_image] =>[orig_patent_app_number] => 477299 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3620219 [patent_doc_number] => 05688725 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-11-18 [patent_title] => 'Method of making a trench mosfet with heavily doped delta layer to provide low on-resistance' [patent_app_type] => 1 [patent_app_number] => 8/482357 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 34 [patent_no_of_words] => 4800 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/688/05688725.pdf [firstpage_image] =>[orig_patent_app_number] => 482357 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3771769 [patent_doc_number] => 05807780 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-15 [patent_title] => 'High frequency analog transistors method of fabrication and circuit implementation' [patent_app_type] => 1 [patent_app_number] => 8/462851 [patent_app_country] => US [patent_app_date] => 1995-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 23 [patent_no_of_words] => 7178 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/807/05807780.pdf [firstpage_image] =>[orig_patent_app_number] => 462851 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3815678 [patent_doc_number] => 05770519 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-23 [patent_title] => 'Copper reservoir for reducing electromigration effects associated with a conductive via in a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/464305 [patent_app_country] => US [patent_app_date] => 1995-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3535 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/770/05770519.pdf [firstpage_image] =>[orig_patent_app_number] => 464305 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3611496 [patent_doc_number] => 05565374 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-15 [patent_title] => 'Method for fabricating a solid-state image sensing' [patent_app_type] => 1 [patent_app_number] => 8/464095 [patent_app_country] => US [patent_app_date] => 1995-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3569 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/565/05565374.pdf [firstpage_image] =>[orig_patent_app_number] => 464095 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3585962 [patent_doc_number] => 05552332 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-03 [patent_title] => 'Process for fabricating a MOSFET device having reduced reverse short channel effects' [patent_app_type] => 1 [patent_app_number] => 8/460339 [patent_app_country] => US [patent_app_date] => 1995-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 4771 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/552/05552332.pdf [firstpage_image] =>[orig_patent_app_number] => 460339 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3615660 [patent_doc_number] => 05593541 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-14 [patent_title] => 'Method of manufacturing using corrosion-resistant apparatus comprising rhodium' [patent_app_type] => 1 [patent_app_number] => 8/459905 [patent_app_country] => US [patent_app_date] => 1995-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3114 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/593/05593541.pdf [firstpage_image] =>[orig_patent_app_number] => 459905 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4040858 [patent_doc_number] => 05908508 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-01 [patent_title] => 'Gas diffuser plate assembly and RF electrode' [patent_app_type] => 1 [patent_app_number] => 8/453382 [patent_app_country] => US [patent_app_date] => 1995-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 3447 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/908/05908508.pdf [firstpage_image] =>[orig_patent_app_number] => 453382 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3621344 [patent_doc_number] => 05593913 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-14 [patent_title] => 'Method of manufacturing solid state imaging device having high sensitivity and exhibiting high degree of light utilization' [patent_app_type] => 1 [patent_app_number] => 8/449835 [patent_app_country] => US [patent_app_date] => 1995-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 27 [patent_no_of_words] => 7575 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/593/05593913.pdf [firstpage_image] =>[orig_patent_app_number] => 449835 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3660224 [patent_doc_number] => 05648289 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-15 [patent_title] => 'Method for coding semiconductor read only memory device' [patent_app_type] => 1 [patent_app_number] => 8/447609 [patent_app_country] => US [patent_app_date] => 1995-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1907 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/648/05648289.pdf [firstpage_image] =>[orig_patent_app_number] => 447609 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3506099 [patent_doc_number] => 05569616 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-29 [patent_title] => 'Process for forming an output circuit device for a charge transfer element having tripartite diffusion layer' [patent_app_type] => 1 [patent_app_number] => 8/446251 [patent_app_country] => US [patent_app_date] => 1995-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 17 [patent_no_of_words] => 7512 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 256 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/569/05569616.pdf [firstpage_image] =>[orig_patent_app_number] => 446251 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3549422 [patent_doc_number] => 05571730 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-05 [patent_title] => 'Semiconductor device having vertical metal oxide semiconductors and a method for manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 8/445649 [patent_app_country] => US [patent_app_date] => 1995-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 27 [patent_no_of_words] => 4342 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 232 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/571/05571730.pdf [firstpage_image] =>[orig_patent_app_number] => 445649 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3625197 [patent_doc_number] => 05620933 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-15 [patent_title] => 'Micromachined relay and method of forming the relay' [patent_app_type] => 1 [patent_app_number] => 8/445139 [patent_app_country] => US [patent_app_date] => 1995-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 4549 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/620/05620933.pdf [firstpage_image] =>[orig_patent_app_number] => 445139 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3696765 [patent_doc_number] => 05677200 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-14 [patent_title] => 'Color charge-coupled device and method of manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 8/442879 [patent_app_country] => US [patent_app_date] => 1995-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 20 [patent_no_of_words] => 3486 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/677/05677200.pdf [firstpage_image] =>[orig_patent_app_number] => 442879 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3828224 [patent_doc_number] => 05739061 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-14 [patent_title] => 'Method of manufacturing a semiconductor device using gate side wall as mask for self-alignment' [patent_app_type] => 1 [patent_app_number] => 8/439972 [patent_app_country] => US [patent_app_date] => 1995-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 18 [patent_no_of_words] => 10892 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/739/05739061.pdf [firstpage_image] =>[orig_patent_app_number] => 439972 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3523862 [patent_doc_number] => 05527722 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-18 [patent_title] => 'Method of fabrication of a semiconductor device having high-and low-voltage MOS transistors' [patent_app_type] => 1 [patent_app_number] => 8/438119 [patent_app_country] => US [patent_app_date] => 1995-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 29 [patent_no_of_words] => 9121 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 221 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/527/05527722.pdf [firstpage_image] =>[orig_patent_app_number] => 438119 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3587199 [patent_doc_number] => 05550069 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-27 [patent_title] => 'Method for producing a PMOS transistor' [patent_app_type] => 1 [patent_app_number] => 8/432759 [patent_app_country] => US [patent_app_date] => 1995-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2833 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/550/05550069.pdf [firstpage_image] =>[orig_patent_app_number] => 432759 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3660265 [patent_doc_number] => 05648292 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-15 [patent_title] => 'Method for preventing microroughness and contamination during CCD manufacture' [patent_app_type] => 1 [patent_app_number] => 8/432715 [patent_app_country] => US [patent_app_date] => 1995-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 17 [patent_no_of_words] => 2497 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 228 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/648/05648292.pdf [firstpage_image] =>[orig_patent_app_number] => 432715 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3509716 [patent_doc_number] => 05563093 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-08 [patent_title] => 'Method of manufacturing fet semiconductor devices with polysilicon gate having large grain sizes' [patent_app_type] => 1 [patent_app_number] => 8/431822 [patent_app_country] => US [patent_app_date] => 1995-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 12609 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/563/05563093.pdf [firstpage_image] =>[orig_patent_app_number] => 431822 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3589483 [patent_doc_number] => 05567634 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-22 [patent_title] => 'Method of fabricating self-aligned contact trench DMOS transistors' [patent_app_type] => 1 [patent_app_number] => 8/431765 [patent_app_country] => US [patent_app_date] => 1995-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 19 [patent_no_of_words] => 2174 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 320 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/567/05567634.pdf [firstpage_image] =>[orig_patent_app_number] => 431765 [rel_patent_id] =>[rel_patent_doc_number] =>)